Study of digital charge coupled devices by Young, V. F. & Wilson, D. D.
  
 
 
N O T I C E 
 
THIS DOCUMENT HAS BEEN REPRODUCED FROM 
MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT 
CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED 
IN THE INTEREST OF MAKING AVAILABLE AS MUCH 
INFORMATION AS POSSIBLE 
https://ntrs.nasa.gov/search.jsp?R=19810006678 2020-03-21T14:34:49+00:00Z
MCR,-80.815
0ontract NASS-33194 x
i
_	
Final
Report
	 December 1980
"Nl^wmr OCP3 f^ql SMk m
Study of Digital t
Charge  C
^ I Devices_
I
(NASA-CR- 1b1630 ) STUDY OF DIGITAL CHARGE	 H81-15193
COUPLED DEVICES Final Report (Martin
Marietta Aerospace, Denver, Colo.)	 183 p
HC A13/MF A01 CSCL 09A	 Unclas
I
G3/33	 29718
5s)^
"a0^^^^
66t
,f
a
n
^.	 •'	 -	 J-
-^.	 .....
i
I
j
r, !
.	 MCfs•t30^t316
r	 Contract NAS8,331 94	 Rdport	 Qa	 n i rr 1080
p	 STUDY OF DIGITAL. CHARGE
COUPLED DEVICES
1f[r[
A	 i	ppy1Authors,
-	
D, D, Wilson of
i
}
a
4	 Approved t
I
ti
`
Q.Q. Wilson
Proarrm Manager
I
F. Viilutllrr'
NASAIMSFC Technical Monitors
Pmparod fur,
National AQronnutlos and Splice AdministrAdan
Goorge C. Marshnil Splice Fifuht Cante r
Mors all Space Flight CoMor, Alnbr+nm
MARTIN MARIETTA CORPORATION
DENVER AEROSPACE
Denver, Colorado 80201
g z
iFOREWORD
The objective of this study of Digital. Charge Coupled Devices wa y to
evaluate the reliability
 
of two ObUt registers utilizing the char$a
Coupled technology. The Retito-o R5101 In a 2000 stage surface channq^l
charge, coupe device (SCUD) M The Fairchild CCD321A-2 is a. dual 455
stage or ziingIe 410 stage buried channal, charge coupled device. There
devices were selected as representative, of two CCD processes using the N
Chan el silicon gate MOS technology.
The work was I performed uodor contract NA SB-33194 for the National
Aeronautics anc Spaca Administration # Marshall Space Flight Center. The
NASA Technir•nl Monitors were Mr. Leon Namiter and Mr. Felmini,o
Vllella. AI J work was performed at Denver Aerospace of the Martin
Marietta Corporation by the parts evaluation and failure analysis
laboratories.
The authors thank the Fairchild. Semiconductor personnel and the Reticon
personnel for their technical support during this study.
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ABSTUCT
Charge coupled devices represent unique usage of the Metal-Oxide-
Semiconductor concept. These devices can samplean AC signal at the
input, transfer charge proportional to this signal through the CCD shift
register and then provide an output of the saw frequency and shape as
the input. The delay time between input and outpot is controlled by the
CCD -operating frequency and the number of stages in the shift resister.
This work is a reliability evaluation of the Buried Channel and Surface
Channel CCD technologies. The constructions are analyzed, failure modes
are described, and test results are reported.
s
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I.	 Introduction
	
fi;
Ff
A tremendous amount of work has been done on Charge Coupled Devices
since them invention by Bell laboratories in 1970. There is, howRver, 	 k;
Little information as to the long tOrm reliability of these devices
especially as related to space Applicat ones.
The work herein provides a discussion of CCD pvinci,plos and an
Che uat"on of the -c nst and 
reliability of the Reticon R'5101 andevaluat'on of the construction
s report  will show that the
.'	
	
se two CCD technologies are reliable and
h	 rhst'. they have stable parameter characteristics with long term
ci`pozation. An initial screening program is required to obtain reliable
;.devices with the desired operating characteristics.
i 1
i
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Program Definition
This program was performed to obtain reliability information on two CCD
technologies. The two technologies were compared to determine if either
had on inherent advantage for long term apace applications. These two
technologies were investigated by selecting one part type from each
group and porfpming construction ans ,lysiop environmental strese, and
high temperatures life testing,
A. Test Objectives
1. Assess the design strengths and weaknesses#
2. Determine the mor: likely failure modes_.
3. Develop electrical measurementswhich can be used to evaluate
the operating performance of the devices.
4	 Develop optimized burn-in circuits.
5.	 Identify changes to upgrade the reliability of CCDs for use in
space applications.
6	 Make	 recoamendationa	 relative	 to	 selocting	 testing
F
;I
screening, knd applying CCDs
7. Document design, tuft, and proct.rement requirgments and
provide application and derating guidelines of the use of CCDs.
8. Investigate the high temperature degradation of charge
transfer efficiency reported to be caused by hot electron
injection.
B. Teat Methods
It	 Construction Analysis
Two units of each type were analyzed to gain_ a better
understanding of the physical construction so that electrical
characteristics could better be understoody failure isolation
would be facilitated, and reliability problems could be	 ".
identified. The following sequence of teaks was run:
a. Pin-to-pin electrical characterization for reference
during failure analysis.
b. C-V plots
ce	 Residual gas analysis
d.	 Microse:ction one unit of each type
e- Sequentially strip one unit of each type and examine the
individual layers.
a
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r2.	 M ecL ical Characterization
Electrical measurements were performed numerous times during
the course of this testing.	 Initial characterization was
performed at -25 0C, +25 C, and +55 OC.	 This included
measurements of device currents input gate l,eeka$ev voltage
offset,	 voltage gai.np	 noise,	 bandwidth,	 and	 transfer
efficiency. Full electrical measurement rear also performed
following the environmental screen tests and following the
4 1 000 hour life test. Interim electrical measurements, which
dots not include, noise, bandwidth, and transfer efficiency,
were made at specified intervals during this study.
A description of the 'electrical teats follows:
-a. Device Power This is a measure of the current(s) which
flow into the parts. For the R5101 this is the current
supplied to the clock generator/drivers and that supplied
to the output circuitry. For the CCD321A-2 this current
is for the output amplifier only. Layer-to-layer shorts
or threshold voltage shifts will be indicated if this
current level changes.
b	 Input Gate Leakage	 All of the input gates are checked
for current leakage to ground. Due to the number of
	
gates included for a CCD this is a prominent failure	 i
mode. This measurement will detect leakage, paths in the
thermal oxide separating the polysilicon gates from the
substrate, leakage paths in the input protection network,
	
and leakage paths between a portion of the overlapping	 j
polysilicon layers.
C ,
	
	
Voltage Offset - This measurement is the output amplifier
voltage level with no charge being introduced into the
channel.	 The charge which does reach the output
amplifier is the thermally generated minority charge.
	
This doubles for every 8 to 100C temperature increase.
	 '.
An excessive change in this level with operating life'
could impair the dynamic range of the output signal. An
increase in this thermally generated signal could also
result in a decrease in the minimum operating frequency.
d. Voltage Gain - This parameter is measured by recording
the change in output voltage level for a known change in
the input voltage level. The gain is a function of the
input circuit sensitivityp the ` transfer efficiency and
the output amplifier gain.
e. Noise There are many sources of noise in a CCD. There
can be input circuit (KT/C IN) charging noise, reset
circuit (KT/COOT), charging noise, output amplifier
noise and surface and bulk state trapping noise along the
shift register. The RMS voltage level of the output for
a fixed input, level provides this noise measurement.
T
mod'	
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u
fe Bandwidth - The bandwidth is measured by applying a sine
wave to the input and measuring the 3 db point on the
sampled output. The clock frequency used is as specified'
in the data sheets. The bandwidth test is both a measure
of the upper clocking frequency and thee. input and ;;(itput
circuit parameters.
g. Transfer Efficiency - This is one of the fundamental
parameters for CODs since it is a measure of several
processing and material effects. This test is performed
by injecting a logic one during one clock interval an
observing the output after it has been shifted through
the register. A very accurate determination of the
inefficiency can be made by measuring the increase in the
next successive analog output and dividing by the number
of stages in the shift register..
	
3.	 Environmental. Screening Testa
Prior to the 4,000 hour life test the parts were screened via
tests selected from MIT.-STD-883, Method 5004, Class S. The
160 hour'burn-in temperature was lowered to +55°C since the
effects of high temperature on these CCDs was not known. The
tests performed are as listed below:
as	 Stag lization bake, Method 1008, Condition Ct 24 houvs at
150 C.
b.	 Temperature cycling, Method 1010, -65'OC to +15000.
co	 Constant acceleration, Method 2001, 30,000 G, Yl
orientation only.
d. Seal: Test	 Fine per Method 1014, Condition A, Gross per
Method 1014 Condition C.
e. Burn-in, Method 1015, 100 hoursat 55 CC.
f. External visuals Method 2009.
Following , the seal test, interim electricals were performed,
and .Following the burn-in test full electricals were performed.
	
4.	 Thermal Step Stress
To determine the temperature to be utilized for the 4 1000 hour
life test a thermal step stress program was performed. This
test was designed to determine the temperature at which
catastrophic failure occurs and then to operate the circuits
below that point, the sequence for this test is as follows:
a. Operate four circuits for 16 hours at +650C. `' Monitor the
outputs for functionality and record the power supply
current at the start and end of test.
5
Wb.	 )Perform interim electrical tests at t250C.
C	 Increase the operating temperature in 10 0C increment's;
until malfunction or permanent parameter chift occurs.
From the data obtained, two temperatures were selected
and the life test started.
5. High Temperature Life Test
The parts were divided into two groups and the life teen run.
Two devices had been held out from the beginning as control
devices. The supply voltages and each of the device outputs
were monitored on a daily basis.
Interim electrical measurements were taken at 4 f 8 t 16^ 32,
64, 128 0 256,_ 500, 1,000 and 2,000 hours cumulative.
following 4 OQO hours full electrical testing was performed'.
	
4
Failures were removed as they $ecurred and analyzed. The
ru	
;
Reticoo dev ices were	 C. The. Fairchild
devices were run a t 150^ 
at 170 C and 185
C and 200 ^C. The Re ticon life test
was performed firm followed by the Fairchild life test o
6. Temperature Cycle
Six devices were subjected to 1 9000 temperature cycles from
1500C to 
-6500 per MIL=STD-883, Method 1010 6 Two devices were
taken from each of the life test groups and two devices had
not been through the 4,000 hour life test. Interim
electricals were taken at 20, 50 250p 500, and 1 1 000 cycles.
7. Overvo-l.tage Tests	 l
Numerous pin combinations were stressed to breakdown to
determine the weaknesses on the chip. Following breakdown,_
the test was repeated to determine 'whether a bate oxide failed
or the input diode had gone into breakdown. The outputs were
each shorted to ground to simulate output short circuit
conditions. After failure had been induced, the devices were
examined to analyze the failure sites.
t
8. Failure Analysis M
All units which failed during the testing were reviewed for
failure analysis. These were grouped by failure mode and
typical samples of each type analyzed.
The analyses performed were of sufficient detail to determine
the failure modem failure mechanism, probable cause, and the
relationship between the failure and the conditions at the 	 {
time of failure.
6
..	 q
9	 Data Analysis
7he data taken -during theta testing was otored on corn tte tape
and also on computer printout. AnAlyofA was made during the
testing to determine any trends in chot parsmetri:c changes.
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A. CCD Principles
The invention of thr charge-coupled device was announced by Bell
Lsborstori u ; in March of 1910 There has baen a significant amount
of research on this unique device in the past ten years.
µ	 The CCD shift register is balically an array of closely spaced MOS	 y
capacitors.
	
The voltage on these capacitors, or electrodes,
produces an inversion layer within the silicon which is capable of
holding charge. By changing the voltage levels applied to these 	 °+
electrodes in a systematic mannerr the charge can be transported
q
along the ,Wo.
r	 There are many practical ways to construct a device so that it will
transfer a charge packet frsxr input to output.' Theme devices have
at times been referred to as Charge Transfer Devises (LTD's). They
include the Charge Coupled Devices (CCDs) and the Bucket Brigade
`	 Devices (BBD'S). Because of the apparent electrical superiority	 t
and higher packing density of the CCDs these were selected for	 j
study.	 i
There are two basic types of CCDs. These are surface-channel
devices (SCCD) and 'buried-channel  devices (BCCD). The difference
in physical construction between these two technologies is an
additional diffusion for the BCCD. There is a layer of materials
next to the surface, that is of opposite- doping to the substrate.
f
In addition to the two different types of channels utilized in CCDs
there are many variations in the clocking modes utilizod. There
are two-phases three-phase^ and four-phase clocking schames. There
are also several types of electrodes utilized including single
level aluminum t single level doped polysilicon t aluminum and
polysilicon gates t two levels of polysilicon t and three levels of
'
	
	
polysilicon. Some of these variations will be discussed in this
section.
B. Surface Channel CCD
f	 i
The surface channel device is illustrated in the cross—section in
Figure III-1A. The energy band diagram with a positive bias
app lied to the gate is shown in Figure III-lb, and with charge
present in Figure L;LI-lc. It is evidentthat the charge resides at
G	 the Si-SiO 2 interface. This is the origin of the term surface
channel. When the clock pulses the electrode the silicon beneath
i	 this area is driven into deep-depletion. Charge can be stored in
this region For a time much shorter than the thermal relaxation
time of the capacitors ! The CCD is therefore a dynamic device.
i
9
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A three -phase clocking scheme is shown in Figure III-2. This
diagram has every _third electrode connected to the same clock. The
charge resides beneath the electrode that -is at a positive
potential. At time T1 the charge resides beneath the 01
electrode. At time T2 the charge is being transferred to the area
beneath the 02 electrode. The O^X clock is going low and the j12
clock is high, At time T3 the charge is being transferred to the
area beneath the 03 electrode.
This process continues and the charge is transferred along the
shift register. A very similar clocking method can be used for a
four-phase system. This system has one additional clock. which is
connected to every 'fourth eleectrode.
A two-phase system requires an additional element to produce
directionality for the charge transport. The connections for a two
phase system are shown in Figure III-3. Two adjacent gates are
connected to the same potential, bpweverp a different well
potential is _produced beneath them. This can occur due to a
difference in the- thickness of the insulator beneath the adjacent
electrodes or due to a difference in the Work` function of the
electrodes. Ion-implanted barriers along the channel have also
been utilized on two-phase CCDs. In Figure III-3 the difference in
the depth of the wells is due to a work function difference between
the cross -hatched , gates and the gates with diagonal lines. The
clock signals are as shown. With 02 high the charge will reside
beneath these electrodes. When :01 goes high and 02 goes low the
charge will be transferred to the right. A variation on the two
phase clocking is to leave one voltage fixed at an intermediate
level and clock the second as previously shown. This will allow
the charge to move along the channel and will be discussed in more
detail for the CCD321A-2.
tFj
C. Buried Channel CCD
1.j
r The	 physics of operation : of : 	BCCD are	 somewhat more
	
complicated.
y than that of an SCCD.	 The 'operation of a surface-channel	 CCD	 is
closely related to the characteristics' on an MOS ,- capacitor in deep
depletion.	 The operation of a buried -channel CCD is related to the ai
characteristics of a depletion-mode MOS capacitor in punch-through ;{	 a
state.	 In this situation the gate is over an n-type material which
has
	
been	 reverse	 biased	 with	 respect	 to	 the	 substrate.	 The
punch-through condition occurs when the depletion region created' by i
t. the reverse biased p-n junction merges with that beneath the gate.
An	 energy	 band	 diagram	 for	 a	 nCCD	 is	 shown	 in	 Figure	 III-4.
Figure	 III-4a	 shows	 the	 cross-section,	 Figure	 III-4b	 shows	 the -
energy band diagram with a positive gate bias.	 Figure IIIa 4c shows
the	 band	 bending	 which	 occurs	 when 	 charge	 is	 stored.	 The 	 area
shown by XCH	 is	 the	 area where	 charge	 resides.	 As 	 is	 visible
the charge is removed	 from the Si-SiO2 interface and 	 losses; due	 to
interaction	 with	 the 	 surface	 are	 eliminated.	 I£	 an	 exizessive
=.
amount of charge 	 is	 stored, XCH will reach the surface and losses
will occur.
11
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IA cross-section of a,DCCD is shown in Figure 111-5. The input and
output diodes are reverse biased to deplete the n-layer. The gates
again are coded as in Figure III-3 1 with the cros p - hatched gates
having the lower flatband voltage. At time tl the high voltage on
01 will produce a large area in which charge can reside beneath
it. The low voltage on 92 will pinch-off the channel beneath it.
The equipotential field lines within the n-layer will appear
approximately as -shown by the dotted lines in Figure III-5. the
charge will mode down the channel in a wanner that has been
compared to the peristaltic process of moving something down an
enclosed canal in wavelike constrictions.
D. Comparison of Surface and Buried Channel CCDs
The transfer efficiency of the BCCD is higher than the SCCV. This
is related to strong fringing fields and also to an improvement in
mobility due to charge transfer within the bulk rather than at the
surface.	 Charge transfer mechanisms include drift due to
self- induced fieldsp fringing fieldsp and thermal diffusion. The
	 x
fringing field magnitude is very difficult to calculate, however
it increases for thicker oxides l
 greater dock swings and smaller
electrode lengths. The channel on the BCCD is separated from the
gate electrode by a greater distance due to the fact that it is
buried beneath the surface. This creates the higher fringing
fields. The fringing field is a very important factor for th4i
transfer of the last IX of charge between adjacent electrodes. The
	
n
self-induced fields are more impor"cant for the majority of the
charge transfer.
The operating frequency of the BCCD is also higher. This is again
related to the fringing fields and bulk mobility. 100 HHL clock
frequencies are possible with the BCCD.
The BCCD has smaller charge handling capabilities than the SCCD.
This is on the order of one third. The BCCD can however transportp	,
a smaller charge packet so its dynamic range may be wider.
The BCCD can. have a higher dark- current because of large thermal
generation by the empty surface states. This can limit the
operating temperature range.
By 'eliminating the interactions of the signal charge with the
surface states the noise in the buried channel device is very low.
B.	 Applications

rThe image Sensors take a variation in the light intensity which
reaches the sensor elements, transfers this through a shift
v registerp and produces an electrical output which provides spatial
resolution of the image on the sensors (e.g., TV camera). These
chips are constructed as either a long single line of sensors or as
an area array.
The COD is used in Digital Memory applications as a dymanic serial
" type memory. They require periodic refresh because of the physics
of their operation and they are basically shift register in nature
which  makes them serial rather than random access. They find
applications in such things as cache memory and bulk storage. They
are high density devices with low power consumption.
The area of interest for this study are the CCDs used as analog
shift registers. These shift registers are of various lengths and
can be operated over a range of frequencies. Applications in video
systems include time base correctionp comb filtering and
signal-to-noise enhancing. Audio 'applications include variable
delay of audio signals, reverbration Rffects in stereo equipment,
and voice scrambling.
i
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1.
leticon 85101
Physical Construction
and 'type of package p
 residual gas-ac
The R5101 is a surface channel CCD.
discuss its' construction. this will
ialysis, circuit schematics,
include physica l dimensions
The following section will
nicrosections, and examination of the individual layers.
Reliability considerations relative to these areas will be
discussed.
I.	 Package
The R5101 is in a 22 pin ceramic dual-in-Tine package (Figure
IV-1), This is a multilayer side braze construction with a
braze sealed metal lid. Pin 1 is marked by a dot on the top
of the ceramic. The metal lid on this package type is
normally electrically connected to Pin 1, howeverp this was
mechani;,ally opened by the manufacturer on this part type.
Therm are 11 leads on each side of this package at 0.1 inch
spacings. The package width is 0.4 inches. The serial number
was placed on the package to keep device identity during the
course of the testing.
2	 Residual Gas Analysis
The long-term reliability of a device is affected by the
internal package ambient. This ambient was measured using a
CEC Mass Spectrometer Model Number 21-614 with a specially
designed inlet system, This inlet system was designed to
optimize the detection of the moisture within the devices
being tested. The volume of the puncture tool and inlet line
are kept to a minimum so that packages with small internal
volumes can be analyzed. The Reticon package had a volume of
-0.1cc and created a pressure rise of 500 microns within the
puncture tool. This is an adequate quantity of gas to perform
an analysis. The puncture tool with the device in place is
heated to approximately 1100G and kept at this temperature for
a minimum of 16 hours. The inlet line from there to the
	
1analyzer is kept at an elevated temperature slightly higher
than that of the puncture tool. The gold leak immediately
before tha analyzer is at a vacuum level of 10-6 Torr during
this bakeout. This high temperature bake releases moisture
trapped in the inlet as well as preparing the samples for
analysis.
Following the 16 hour bake a background run is performed and
recorded. This is used to substract the background gases from
the package gases following the package 'RGA run. The puncture
tool area is isolated and the pressure inside that chamber is
monitored while a hole is made in the device lid with a
puncture tool. When a pressure rise is indicated the device
3
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Figure IV-1 Overall ` v iew of Reticon 85101 Package; X4.
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has boon punctured anal 'tho analysis can begin. A portion of
the gas- is released into the inlet syatoo to obtain
approximately a 100 Micron pressure rise. The RGA _it them
performed and recorded. The table below lists the gases
detected and their sole percentages.
GAS	 S/N35
	
S/N 0
Nitrogen2
``	
99.12	 99.03
r	 Oxygen 0,	
.16	 .50
Water H2O
	 <01
	
<.01
i	 Carbon Dioxide X02 	
.S4	 .34
r	 Methane CH4	 <OI
	
.02
Argon Ar	 .16	 .09 ;z
a
This	 is	 an acceptable	 gas	 ambient	 and does not	 represent	 a
reliability concern for this device.
y
3.	 Capacitance Versus Voltage Plots
C-V rurvea taken on an MOS structure can provide information
on	 the	 presence	 of	 mobile	 ionic	 contamination	 within	 the
thermal oxide.	 This characteristic was measured on two 85101 }
devices.	 It	 was	 measured	 on	 VIG
	and	 VOG	 on 'serial	 number
4	 and	 on	 VOG
	on	 serial	 number	 3.	 These
	
measurements
required mechanical isolation and probing of the die surfaces
VIO	 was	 accidentally	 damaged	 on	 S/N	 3	 and	 could	 not	 be
measured.
t
The input	 rotect circuitry on the
	 p	 	 pins made it necessary Co t{
isolate	 it	 from	 the	 gate	 area	 to	 obtain	 capacitance
measurements	 for both - a positive and negative gate bias.
	 The
procedure used for these circuits was to bias	 the part to 15
I	 volts with
	
the gate of interest positive wien respect to the .'
substrate.	 This was then placed in an oven for 10 minutes at
300 OC.
	 The bins was maintained on the device after removal
from the oven until the part was cooled down.	 This will tend
to drive the positive ions away from the postively biased gate r
towardthe	 Si-Si02	 interface.	 These ions	 will	 then exert a
larger influence on the semiconductor and cause a shift in the
C-V curve.	 Since these are positive ions *	the C-V curve will at
shift	 toward	 a	 more	 negative:	 gate	 potential.	 The	 voltage
level on the gate that is necessary to overcome the charge in i
the	 oxide	 is	 the	 flatband 'voltage	 (VFB).	 This	 voltage	 is
equal to: 9
i	
_	 ss
VFB	 COI
.	 21
0 as	 Nork. function difference between the gate and the
silicon
Qss	 Fixed surface - state charge iden' si,ty per unit .ores.
Co n 	 Oxide capacitance per unit area.
For a given gate, A as and Co will stay constant so that a
change in the flatband voltage level will be equal tot
aa_Q 
VFB A Co
A change in Qss then indicates a movement of charge to the
Si02
-Si interface.	 This charge will be termed Qo, the
mobile ion impurity concentration per unit area. Therefore:
A VFB
a
For a given gate oxide thickness this can be converted to Qo/q.
O
VFB Co
Qo A,VFB Co
. Q VFB Co
q	 _q
where Co * KX
and Ke - dielectric constant'of Si0 2
 3.9
to a permittivity of free space 8.86 x 10" 14
 F/CM
Xo • oxide thickness
q . magnitude of electronic charge 1.6 x 10' 19
 Coulombs
3
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A.
- ,
N th the moblie ions now residing, __at the Si-5102 interface}
the part Wa• mechanically opened and the. aluminum
seetallization between the gates and the input protect circuit
was scribed open. The measurements were then taken between
IGd	 input- diode and between, VpG and the
common n+he diffus eion of k1p Q4 # and Q 6 gate.	 These
measurements were taken using the machanicul probing station
and are recorded in Table IV-1; These readings are taken with
the 0C bias as shown in the Figure. A 50 mV .AC signal at l
MHs is superimposed on this, DO bias. The capacitance readings
and the normalised readings are given in this table. The
Parts were then baked at 310 G0 for 10 sinuses to iradiatribute
the mobile chstge and, the parts were rogmeasured	 These are
again listed in Table IV-1. The plots of these normalised
values are given in figure IV-2. The dots are the readings
foci fwi, g bias and the X's are the readings following anneal.
There- is no apparent shift between these curves indicating a
clean oxide process.
4	 Schematic
The R5101 is a 2000-sample analog delay line. Is is on a
single chip with A: self-contained four-phase clock
generator-4river and input and output circuitry. A functional
schematic from the Haticon data sheet is redrawn in Figure
IV-3. This shows the two 140S devices associated with the
input signals a ' representat bAl of the channel which is
overlapped by gates that are tied back to the clock and driver
circuitry and it shows the single channel splitting into two
separate channels feeding into the output circuitry. The
sections will be covered in detail and their physical location
and structure discussed.' An overall die photograph is shown
in Figure IV-4. The clock, circuitry along the bottom edge
generates the four phases used on this device, The input
circuitry is in the lower right hand corner at the start of
the channel. The channel winds back and' forth until it
reaches the output circuitry in the upper left hand corner.
a._ Chock Circuitry The clock circuitry is shown in Figure
IV-5. This shows the clock generator and the Four driver
circuits. The sync and clock inputs are labeled. These
clocks go through an input protect circuit and then to
the clock generator.	 Figure lV-6 shows a higher
magnification photograph of the clock generator
circuitry.. Thee individual transistors are labeled. The
schematic for this is shown in Figure IV- ,7 t the logic
diagram in Figure IV-8p and the timing diagram is shown
in Figure IV--9. All of the transistors on this device
are n-channel enhancement made silicon gate field effect
transistors.
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Figure IV-9 Clock Generator Timing, 85101
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Figure IV-10 Block Diagram, Clock Generator, 85101
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This circuit takes the TTL clock and produces four
signals which go to the clock driver circuitry. These
signals are labeled A, B, C, and D and or,, shown in the
timing diagram and also in the block diagram in Figure
IV-10. They are at half the frequency of the TTL clock.
The clock driver circuitry is shown in the photographs in
Figure IV-11 and IV-12. The schematic is shown in Figure
IV-13. The signal from the clock generator that goes to
the phase input labeled 2 is equal in phase to the output
clock signal. Therefore el equals C, e2 equals A, 03
equals D, and e4 equals B. 01 and e3 each have an extra
transistor pair which provides a clock for the output
amplifier (Figure IV-14).
The
	 clock	 circuits	 on	 one	 chip can	 be	 synchronized to
those on other CCDs by the	 sync input.	 This	 input	 forces
C	 low when	 it	 goes	 high	 and	 due to	 the	 feedback	 in the
clock generator
	
circuitry	 the	 other clocks	 follow C. The
timing for	 this	 sync	 pulse	 can be	 obtained	 from	 the 03
output available	 on	 Pin	 19.
b.	 Input Circuit -- The purpose of the input circuit is to
introduce charge into the CCD channel.	 The amount of
charge introduced is dependent upon the difference
between VIG and V I.N is the input bias gate
voltage and is kept at a fixed potential, typically
volts.	 V I
 is the analog signal input and this will
vary from about 3 to 6 volts.	 The largest signal being
introduced when V I
 is at 6 volts. A schematic
representation of this input is shown in Figure IV•15.
This consists of a diode with the cathode ronnecred to
the P2 clock and the anode connected to substrate. This
is the source for electrons to be introduced into the
channel. The transistors shown are only gates aver the
channel as indicated in Figure IV-16 and the photograph
in Figure IV-17. ThePe gates overlap as indicated. In
the schematic the gates which are solid lines are the
bottom laver polysilicon and the dashed lines are the top
layer polysilicon.	 The Kates connected to VDDC, VI 03 and el are the bottom polysilicon layer (polyl) and
VIC, $1, and 04 are the top polysilicon laver (poly2).
The vertical row of transistors shown in the schematic,
Figure IV-15, are the input section while the horizontAl
row of transistors represent the shift register. Frow
Figure IV-16 it is evident that there is little physical
difference between these structures.
The input structure functions as indicated in Figure
IV-16.	 At time T1 with 02 low, electrons fill the
potential wells	 created beneath	 the VDDC+	 V I , and
V I gates.	 At the end of this injection period, the
surface potentials under these three gates will be the
same as the input diode voltage.	 At time T2, 02 gces
high creating a depletion region and electrons are not
36
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Figure IV-15 Schenuitic, Input Section, 85101
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available
	 to	 the	 CCD	 array.	 The	 data	 is	 therefore
sampled on the 02	 rising edge. Since	 Ill	 is	 now	 at	 a	 high
potential	 a	 deeper	 well	 is formed	 under	 this	 electrode
and	 the	 electrons	 which	 were under
	 V I
	will	 ,nave	 to	 the
area	 under	 02.	 At	 time	 T3, 03	 goes	 high	 and	 the	 charge
spreads	 out	 under	 the	 02	 and 03	 electrodes.	 At	 t ime	 T4,
04 goes high	 and	 02 goes	 low. During	 this	 transition	 the
charge	 is	 transferred	 from under the	 02	 and 01 electrodes
to	 the	 area under	 the 03 and 04	 electrodes.	 This	 process
continues	 until	 the	 charge is	 completely	 transferred
through	 the	 channel	 to	 the output	 section.	 Also
occurring	 at	 time	 T4	 is	 the sampling	 of	 another	 signal.
The	 potential
	 well	 under	 V I is	 shallower	 in	 this	 case
indicating a	 lower voltage on the	 gate.
C. Shift Register - The structure of the gates over the
shiftreg$ister was shown in the input circut section.
The 01, /2, 03, and 04 gates alternate the entire length
of the channel with the exception of the corners. 	 At
each corner there is a floating n+ diffusion.	 At the
input end of the diffusion is the fi4 electrode, and at
the output end is a poly2 electrode (Figure IV-18).	 Thiq
poly2 gate is connected to a do bias of 3 volts and is
called VCB
,
 or corner bias.	 A charge packet will
therefore reach the n+ diffusion when $4 goes high. When
04 goes low, this charge will 	 flex. through the n+
diffusion to the area beneath VQB and the adjacent
electrode 01.	 The corner bias aids in the transfer
efficiency at each corner.	 It is at a high enough
potential to aid in the charge collection without
retaining charge which should be transferred when 01 goes
high. The charge will then contirue down the channel in
the standard manner. A typical corner is shown in Figure
IV-19. There are 17 separate columns to the channel with
16 corners.	 At the end of the channel two separate
channels form and go to the output amplifier.
d.	 Output	 Amplifier	 - The	 output	 amplifier	 is	 shown
schematically in Figure IV-20a and in the photograph in
Figure	 IV-21.	 The	 timing	 diagram
	 showing	 the
relationship between the clocks and the output level is
shown in Figure IV-20b. In the discussion of the input
circuitry it was observed that the signal was sampled
when 02 was low and that the level was fixed at the time
of the 02 rising edge.	 This signal is then transferred
through the channel to the output amplifier. 	 Mien the
channel spl its half of the charge will go to each side at
the time Al goes high.	 The charge is then transferred
along these - . Varate channels. At time T1 when 03 goes
high, an equal quantity of charge will more under the two
gates labeled A and B. At this same time, with 03 high,
transistor Q4 will charge the gate capacitance of Q6.
Since these are ii-channel devices, the addition of the
negative charge packet to the gate at time T2 will
44
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Figure IV-18 Corner Structure, 85101
Figure IV-19 Corner Structure Photograph, 85101; 1240
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decrease the conduction of Qf,.	 This results in the
uutput voltage being lowtred an amount proportional to
the charge packet. The identical size charge packet
which was at Bat time T1 will be in the potential well
under 04 and 01 at time T2. The even output, V02, will
he at its high reset value at this time. At time T3, V02
will be at a level equal to that of VO 1 at time T2. The
shape of the o.itput waveform is a sampled sinusoid in
this Figure.
A cross-section of a portion of the odd output is shown
in Figure IV-22.
	
This shows thu clock electrodes over
the	 channel,	 followed	 by	 the	 Or. electrode	 which
transports	 ttie signal	 into the n+ diffusion.	 This
diffusion is the common point between transistors Q2, Q4,
and Q6 gate.	 The 03 clock applies the VRDO potential
to this common diffusion.	 As can be seen from the
cross-section and schematic, the transistors indicated in
the channel	 and	 the OC	 transistor	 are only gate
electrodes over a p-type material. The other four
transistors in the output. Q3, Q4, QS, and Q6 are
standard silicon gate n-channel FET's.
e. Input Protect Circuit - Each of the inputs on this device
which go to a gate has an input protect network. This is
shown in the photograpl: in Figure 1V-23 and schematically
in Figure IV-24.	 The circuit consists of a diffused
resistor which serves a combination of functions. It is
an n-diffusion in a p substrate so it is a diode to
ground, it is a resistive component to the signal that
goes to the gates, and it is the drain diffusion for the
FET shown. The FET has its source and gate tied together
and these go to signal  ground . A negative signal  on the
input would be connected to the substrate via the forward
biased diode and also to signal ground when the FET
conducts.
S.	 Scanning Electron Microscope Examination
A Cambridge S-180 SEM iias used to examine the various layers
on this device. The ntegrity of the metallization and the
polysilicon layers were judged utilizing MIL-STD-8838 Method
2018 as the criteria.
The pa3sivation layer was examined and is
IV-26 . There was no evidence of cracking, pc
which would degrade the effectiveness of
measurement of the passivation thickness was
of an opening for a contact window. This
approximately 2 microns thick.
shown in Figure
-eling, or voiding
this layer. A
made at the edge
was found to be
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Figure IV- e
Figur. 1V-23a Input Protect Cii^uitry, 85101; X300
Figure IV-24 SLA Xicro`.aph, Paesivation, RAW; X830
Figure IV-25 SF.M Micrograph, General Metallization Coverage, X1300
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Hydrofluoric acid fumes were tined to remove the passivation to
allow	 examination of	 the	 metallization	 and	 polysilicon
layers.
	
This	 etching	 process	 does	 not	 attack	 the
metallization nor did it appear to attack the polysilicon. It
did attack the oxide layer beneath the metallization and
therefore gave it the appearance of being lifted or separated
on the edge.
Examination of the metallization included the areas related to
the	 clock	 circuitry,	 input
	
circuitry,	 channel,	 output
cir.uitry, and the input lines. 	 Al 	 four directional edges
were examined.	 An example of the general metallization
appearance in the clock circuitry is shown in Figure IV-25.
The metallization thickness was approximately 1 micron. 	 This
photo
	 includes	 contact
	
windows,	 step	 coverage	 over
polysilicon, and step coverage over changes in the thermal
oxide topography.	 There are no reliability problems evident
in this SEM micrograph. Two more examples of the
metallization coverage in the clock circuitry are shown in
Figures IV-26 and IV-17. These are a combination of contact
window and step coverage. There appears to be a relationship
between the direction of the step and the step coverage.
Figure IV-26 has very good coverage and Figure IV-27 has a
small crack or etch appearance along the edge of the bottom
step.	 The coverage on both is acceptable.
	 The directional
effect showed up again in the channel metallization. Figure
IV-28 in the general metallization appearance and Figure IV-29
is the worst case contact window seen. The metallization step
over the polysilicon in this direction was found to have a
more noticable crack along the edge. 	 Referring to Figure
IV-28 there are three metallization stripes which contact
polysilicon.	 The center stripe contacts the lower level
polysilicon (polyl)	 and the two outside stripes contact
poly2.	 If the contact windows on the poly2 had been shifted
slightly the contacts could have been made in an area without
a step.	 Thir would have alleviated the condition seen in
Figure IV-29. There were no attep coverage problems seen which
could be considered rejectable. 	 The aluminum metallization
was then removed with commercially available Transene Aluminum
Etchant.	 The polysilicon layers on all arear of the chip were
then examined and documented.
Figure IV-30 shows the appearance of the general polysilicon
coverage. The large polysilicon stripe with the contact
windows on the left hand side of the picture is a poly2
laver. This is the layer which is connected to the 02 clock.
The step which occurs in approximately the center of the
photograph going from the top to the bottom is the edge of the
channel, with the channel being on the right. Starting at the
contact window on the polysilicon in the middle of the picture
the $2 clock can be f:,ilowed over to the channel region.
proceeding downward the next clock is the e3 clock (polyl).
This comes from the left hand aide of the picture and
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Figure IV-26 SEM Mirrogrnpli, Metnllization Step Covernge, R5101; X6000
Figure IV-27 SLM iliciograph, Metalli—iLioll S'	 verago, R5101; X5500
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Figure IV -28 SEM Micr ograph, General MetalliYa tion Coverage; X1400
Figure IV-29 SEM Micrograph, LonLaet Window Metallization Coverage;
K5101; X6600
,4
Figure IV-30 SEM Micrograph, General Polysilicon Coverage, 85101; X2000
w.	
4 d'
wmw	 _
SEM Mir i bi.i { .	 PolysiliC0II Step Coverage, F5101; X6000
corresponds to the center metallization stripe seen in Figure
IV-28. The next polysilicon layer comes from the right hand
side of the photograph and is the $4 clock (poly2). The last
one in the series before they repeat is the 01 clock (polyl).
Nigher magnification documentation of the polysilicon layers
shown in the SEM micrographs in Figures IV-31 thru IV-34.
Figure IV-31 is a photograph taken at 90 to Figure IV-30 with
an increased tilt angle. At the bottom of the picture is the
03 clock line which is then traversed by the P2 clock line and
the 04 clock line is in the upper right hand corner. Note the
extremely good step coverage of the 02 line over the $3 line.
Figure IV-32 is of the 04 clock line at the edge of the
channel. This is a poly2 layer and it shows very good step
coverage over both the thermal oxide step and the polyl
layer.	 Figure IV-33 shows several polysilicon steps as well
as the thicknesses of the lavers involved. 	 The top layer of
polysilicon (poly2) is approximately 0.4 microns thick. This
is	 separated	 from	 the	 bottom	 polysilicon	 layer	 by
approximately 0.5 microns of dielectric. 	 The polyl layer is
approximately the same thickness as the poly2 layer. Again
note the extremely good step coverage and uniform film
thickness of the poly2 layer. Figure IV-34 is an example of a
polyl layer in the clock circuitry wliere a contact to the
aluminum metallization had been made. 	 Note the uniformity of
the film  th ickness over the thermal oxide step.
During the SEM examination of the conducting layers on this
device there were no layers seen which were unacceptable.
6.	 Diffusions and Polysilicon Conductors
This section will discuss the diffusions used on this chip and
will show these diffusions and the polysilicon conductors in
cross-section.
Their are tive areas on the chip that are producod by an n+
diffusion. These are the clock circuitry, the input diode,
the corner diffusion, the output amplifier, and the input
protect circuit. The top view of these areas with all of the
conductor layers chemically remkived and the diffusion stained
is shown in Figures IV-35 thru IV-39.	 Figure IV-35 shows a
portion of the output on the clock circuitry. 	 These are
alternating source and drain diffusions for the clock driver
transistors.	 Figure IV-36 shows the input diode. This diode
is connected to 02 and provides the source of charge for the
channel.	 Figure IV-37 shows the corner diffusion. This will
transport the charge from one column to the next. 	 Figure
IV-38 shows the output amplifier diffusions.	 These are
identical for the two separate channels. Figure IV-39 shows
an input protect circuit. The contact windows on either end
of the long diffusion are the input and output for the protect
resistor.	 The smaller diffusion with the 5 contact windows
goes to ground.
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Figure IV-32 SEM Micrograph, Polysilicon Step Coverage, R5101; X10,000
Figure 1V-33 SEN nicrobraph, Yol
	 i lien SLup CovcrAge, R5101; X12,000
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Figure IV-34 SEM Micrograph, Pol y silicon Step Coverage, 85101; X6000
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Figure IV-36 Input Diode Diffusions, 115101
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Figure IV-39 Input Protect Diftu g ions, 85101
The n• diffusion is shown in cross-section in the photographs
in Figures IV-40 thru IV-42. Figures IV-40 and 1V-41 are on
the same die and are areas of the clock circuitry. Figure
IV-40 shows three diffused areas with polysilicon Kates and
one	 metallization	 contact	 point.	 The	 diffusions	 are
approximately 5 microns thick.	 Figure 1V-41 shows another
section in the clock circuitry. The two polysilicon
conductors on the right are transistor gates and the two
polysilicon conductors on the left are separated by additional
thermal oxide from the silicon and are not used as transistor
gates at this point.	 Figure IV-4: is on a different die than
Figures IV-40 and IV-41.	 This shown: n diffusion on a corner.
This has n different appearance due to a difference in the
angle of the microsection And the length of the etch. Lateral
confinement of the s'iift register channel is provided by a p•
diffusion. This could not be identified in the cross-section
analysis, however, the Reticon personnel supplied the
following information. The active areas are surrounded by a
p+ diffusion with a surface concentration of about
3 x 1 016 /cm3 .	 This is approximately 3 microns wide and 1
micron	 drep.	 The	 p	 substrate	 is	 approximately	 2	 x
1015/cm3,
Figure	 IV-43	 shows	 the	 overlapping
	
structure	 of	 the
polysilicon in the channel region. This section is taken
almost parallel to the channel region. The right hand side of
the photograph where the polysilicon is close to the silicon
is the shift register channel.
	
The left hand side is between
channels.
Figure IV-40 Ditiusinn Cross Section, R5101; X120'
i
Figure IV
-41 Diffusion Cross Section, R5101; X1200
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Figure IV-42 Diffusion Cross Section, R5iOl; XI000
Figure IV-43 Polysilicon Structure, 85101; X1000
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R.	 Electrical Characterization - General
The manufacturer's data sheet is included in the appendix.	 The
Reticon R5101 devices ,m-re obtained directly from the Reticon
Corporation in Sunnyvale, California. 	 The first order of parts
arrived in non-hermetic epoxy packages. 	 These were returned to
Reticon and were replaced with ceramic dual-in-line packages.
1.	 Operating Parameters
Upon	 receipt
	
the	 R5101	 circuits	 were	 electrically
characterized to determine their operating range. They were
operated in the test tool shown in Figure IV-44.	 This tool
was designed specifically to operate the 115101 and perform the
electrical tests to be described in this section. The
voltages and signals required to operate this circuit are
shown in Figure IV-44 and in the table from the data sheet,
Table 1V-2.
In Table IV-2 the first function is the clock voltage. 	 This
clock voltage is a square wave in Figure IV-44 with an
,amplitude of 5.4 volts and a frequency of 125 KHz.	 Th is
voltage level is non-critical and can range from 5 volts up to
Vpp.	 This clock controls the operating frequency of the
device.	 It is used to drive the four-phase clock and driver
section on the chip. The relationship of the timing on Cp and
the internal clocks was show,i in Figure IV-9. The delay time
between the edge of the Cp input and the corresponding rice or
fall of the clock signal is specified in the data sheet as
typically 100 nanoseconds.
The sync pulse voltage is the next function in Table IV-2. In
the test tool the sync input, pin 22 in connected to ground.
This input allows several R5101 circuits to be operated with
the same relative timing between phase clocks. The timing
associated with the sync input is shown in Figure IV-9. There
should be a minimum of 100 nanoseconds betweer the time 03
goes hign and the time the sync input gods high. For
electrical test of a single circuit the sync input should be
checked for input leakage but for the remainder of the tests
it should be connected to ground.
The output bins, pin 15, is set at 3 volts in the test tool.
The bias is the gate voltage on the FET that transfers the
charge from the shift register to the output amplifier.
The corner bias, pin 10, is also set at 3 volts in the test
tool. This bias is connected to r..a electrode on each corner
of the shift register and allows charge to be transferred from
one row of the register to the next.
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TABLE IV-2 OPERATING SPECIFICATION, 85101
PARAMETER
--„
FUNCTION SYMBOL UNITSMIN, TYPICAL MAX.
Clock Voltage VCp 5 VDD Volts Ptak
Sync Pulse Voltage VSYN 5 10 VDD Volts Peak
Output Bier VOD 1 3 4 Volts de
Corner Bins Vag 1 3 4 Volts do
Input isolation Bias VIG 3 Volts do
Anilop Input Bin VI 3 6 Voltsdc•
Signal VDD Voltage VDDS 12 15 Volts do
Driver VDD Voltage VDDD 12 16 Volts do
Signet VDD Current • IDDS
8
me
Driver VDDCurrent IDDO 8 me
Reset Drain Voltage Odd VRDO 9 Volts do
Reset Drain Voltage Even VRDE 9 Volts do
Reset Drain Current Odd IRDO 70 Nemp
Resat Drain Current Even IRDE 70 µamp
Clock output 03
Signal Outputs V 1 and V 02G see text, 
1
l
E
S
F
j
1
k
sr
The input isolation bias, pin 3, iW the y third lead connected
to 3 volts on the test tool. This bias produces a potential
well of the correct depth to .isolate the charge source on the
input. from the analog signal potential well. This is
discussed in detail in the construction analydis section.
The analog input bias is applied to pin 4 on the 85101 and is
the device input: signal.	 On the test tool this cat ► be
switched to 5 different positions The purpose- of each
position will be discussed in the appropriate electrical
measurement secti.on._ For initial characterization of the
devices pos it ion 3 was used and a A.C. signal from
approxiMAtely 3 to 6 volts was applied by adjusting the 1 kohm
potentiometerif The transfer characteristic for two devices is
shown in Figure IV-45. The output is close to linear over the
input range of -3.4 volts up to 5.8 volts. Thi s information
was used to establish the voltages levels used in the other
four input scotch positions.	 In addition to the transfer
characteristic, the output level on a number of circuits for a
fixed input level was measured. These values are illustrated
in the graph in Figure. IV-46. The output voltage levels range
fr^.ut 2.4 volts up to 3.6 volts with the largest number around
2.7 'volts.
The next function -in Table IV-2 is, the signal VDD voltage.
The typical value of 12 volts was utilized for the test tool.
This voltage is supplied to the drain of each of the two
output transistors via pin 9.
The driver_ VDD voltage, connected to pin 20, supplies the
power to the clock generator and to the four phase clocks that
go to the shift register. This was also set at 12 volts.
The signal VDD current given. in Table IV-2 is a typical
value of 8 mA. This! value is dependent upon the output load
and the output voltage level. For the test tool with a 2 kohm
load connected to one of the two outputs at a time, a current
of 2 mA will flow when that output is not being addressed, and
1 to 2 mA will flow when it is being addressed. 	 This
corresponds to an output level of 2 to 4 volts
The driver .VDD current is given as a typical value of 8 mA.
This value is frequency dependent and also dependent upon the
load on 03 out (pin 19). Using the test tool this current
typ ically measured 13 mA.'
The reset drain voltage is supplied to both the even (pin 13)
and odd (pin 14) reset drain pins. The typical value of 9
volts was 'utilized. This voltage is supplied to the output
transistor to reset the gate to its high level prior to the 	 111
addition of the charge to the gate from the shift register.
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The reset drain current is listed as a typical value of 70
uA. The actual current flow is the current required to
recharge the output transistor gate (Figure TV-3) following
the addition of the negative charge from the channel. This
current flow is an exponentially decaying function related to
the output series resistance, the resistance of the series FET
and the capacitance to be charged. The initial charging
current on the test assuming the conditions which produce the
highest possible current is on the order of 9V/100 kohm 90
uA. The time constant for this charging current is on the
order of one microsecond.
The clock output (pin 19) is a square wave output with a
maximum amplitude Of VDD
- This signal is the same phase as
the 03 clock going to the shift register. In the test tool
this; signal is utilized to provide the correct timing for the
sample and hold to accept the output level when it is valid.
In normal operation this signal can be used to generate the
timing to operate several of these circuits in synchronization.
The signal outputs on this device are pins, 8. and 12. The test
tool utilizes the 2 kohm Load specified in the data sheet.
The output voltage level for a given input was shown
previously in Figures IV-45 and IV-46	 This output voltage
!	 with the 2 !kohm load is a square wave with the reset portion
	 i
j	 being at approximately 4 volts and the signal, portion ranging
from 2 to 4 volts, Vo l
 (pin 12) has a valid output level
	 j
when 03 is .low and V02 (pin 8) is valid when 03 out is high.
In addition to the pins listed in Table IV-2, the substrate
(pin 1), the clock ground (pin 2), and the signal ground (pin
11) are, all held at ground potential.
Table IV-3 lists the electrical measurements made on the R5101
devices. The tem eratures utilized for this testing were +2P
C, -25 0C and +55 C. The high test temperature was selected
after characterizing the circuits for their minimum operating
frequency at a given temperature. In the test tool with the
clock input at 125 KHz the circuits would operate up to about
40 OC. To operate at 55 OC a clock input of 350 KHz was
required and at 85 0C9 0.5-1.0 MHz was required. The minimum
operating frequency is determined by thermal leakage effects
on the die. Since the thermal leakage doubles every 8-100C,
the minimum operating frequency must also increase in a
similar manner. The test tool was designed to operate with a
clock input frequency of 125 KHz for the various electrical
	 ]]
parameters measured. The only measurement that was adversely 	 1
effected by the increased frequency necessary at 550C was the
} noise measurement. This will be discussed im the electrical
parameter section. The initial electrical characterization
was utilized to provide in-depth information about the
electrical performance of these devices. The objective of the
73
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TABLE IV-3
	
ELECTRICAL TESTS, 85101
SEOUENCE TDIPERATURL TEST TY
1) INITIAL CHARACTERIZATION 25, -25 & 55 00	 FULL
2)' POST ENVIROMENTAL SCREEN 25°C	 INTERDI
3) POST 160 HR BURN-IN 25°C	 PULL
-25 & 55°C	 INTE- RDI
4) STEP STRESS 25°C 	 INTE,RDI
5) HIGH; TEMP LIE TEST O, 4, 25 °C	 INTERD
8,	 16,	 32, 64,	 128 0 2560
500 0 1000 & 2000 HOURS
a	 6) POST HIGH TEMP 'LIVE 'PEST F_25 C	 FULL
7) WIPERA'TU' - CYCLING 0 20, 25°C	 IN'TERDI
_50, 250, 500 & 1000 CYCLES
NOTE': Interim electricals = Reset Drain Current, Clock Current, Gain,
Signal Currant, Offset Voltage And
Input Leakage Current.
Full electricals	 Interim Electricals plus - Noise, Bandwidth
r and Transfer Efficiency,
Fi
^I
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poet environmental characterization tests was to determine
delta shift information on each device. The interim
electrical tests were used to assure that the devices were
functional at the specified points in the test and also to
obtain, additional parameteric data for delta shift analysis.
2.	 Electrical Parameter Measurements
so	 Device Power - Two current levels were measured	 for the
85101.	 These	 were	 the	 current
	
drawn
	
by	 thp-	 clock
circuitry	 and	 the	 current	 drawn	 by	 the	 output
transistor.	 Both of these currents were measured on the
teat tool by reading the voltage drop across a 14.7 ohm
resistor
	
and	 calculating
	
the	 current	 flow.	 A	 typical
value
	
for	 the
	
clock	 current	 reading	 was	 0.1991	 voltsr	
which calculates out as
	
13 mA.	 A typical, value for
	 the
output	 signal	 current	 reading
	 was	 .0250	 volts	 which
corresponds to 1.7 mA.
	 The data was taken on an HP9830
computer	 and	 stored	 on	 cassette	 tape.	 Shift	 in	 these`
current	 levels would indicate possible threshold ,voltage
drift, shorting between the polysilicon layera,
	 or shorts
from the polysilicon up to the overlying metallization or
down to the silicon.
b.	 Input Gate	 Leakage - Input gate
	 leakage	 is measured on
the	 test	 tool	 for	 the	 reset	 drain	 currant.	 This	 is
Y
measured	 across
	
the	 100K,	 current	 limiting
	 resistor	 as
shown.	 This test	 s utilized to indicate an increase	 in
the leakage current on the output transistor gate and is
not designed	 to measure	 the momentary charging currents.
A voltage mesurement of 1 volt would 	 indicate a current
leakage
	
of	 10	 uA.	 The	 remainder	 of	 the	 gates	 are
measured on the leakage current test tool shown in Figure
IV-47.	 The	 inputs	 measured	 were
	 VIG,	 VI, 	 Cps
and	 VOG .	 A constant	 11	 volts	 is	 applied
	
to	 each	 of
these	 inputs through
	
a	 100 kohm limiting resistor.	 The
voltage
	
is	 then measured	 across each of these resistors
and	 recorded.	 Resolution	 down	 to	 .0001	 volts	 was
utilized	 which	 provided	 a	 current	 sensitivity	 of	 1
nanoamp.	 Another leakage; current which could be measured
on	 this	 type	 of	 part	 with	 more	 than	 one	 polysilicon
conductive
	
layer	 is	 the	 leakage
	
between	 overlapping
layers. - For CCD -analog delay lines
	 this Mould commonly
include
	 gate4
	
in	 the	 input	 and	 output' sections	 and	 on
devices without an 'on-circuit clock generator this would
include the transfer electrodes. 	 For the R5101 the input
VIG	 to	 VI	 Leakage	 should	 have	 been	 measured.	 The
probable parametric result of this	 type of leakage would
be	 a	 shift	 in	 the	 transfer	 characteristic.
	 The
significance	 of	 this 	 type	 of measurement	 will	 be	 move
evident in the section on the CCD32 A-2.
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C .	 Voltage Offset	 This term describes the current that is
thermally generated within the bulk silicon. With no
charge input into the device the output voltage level
will approach that of the reset: level. In the teat tool
the input is taken to ground which eliminates any charge
input. As can be seen in the transfer characteristic in
Figure XV-45 the output does not change for inputs below
about 3 volts.
	
This thermally generated current
increases with temperature and this is evident in the
	electrical measurements. Airect comparison can be made	 k
between the -25 vC and +25 $C readings since they were
performed at the same operating frequency. A typical IR
device measured a V offset level of 4.01 volts at 25 C
and a level of 4.24 volts at -25 pC. The increased
	
frequency of operation at 5500 produced an offset voltage 	 s
level of 3.87 volts. A more accurate measurement of the
offset level And one that would eliminate temperature
related changes in the output amplifier operating point
would require two readings for this measurement. This
would require the voltage reset level to be. measured
followed by the output level with no charge being
transported. Subtracting the second from the first would
provide the voltage level related to thermally generated
charge.
d.	 Voltage Gain The voltage gain is performed by measuring
the output voltage level change for a known change in the
input voltage level. In the test toolp readings were
taken with the input switched to position 5 (5V) and then
with the input switched to position 4 (40. The second
output level substracted from the first: divided by 1
equal to thevolt is a  gain. A change in the gain would
indicate a shift in the input sensitivity, the transfer
efficiencyp or the output amplifier gain. The input
voltage levels were selected by utilizing the
characterization data shown in Figure IV-45. The input
levels were selected within the linear portion of the
curveo j
e • Noise Measurement -. CCD noise is partially. a. functic,n.. of
the 'magnitude of the dark current, It is also affected
by input circuit charging noise, reset circuit charging
noises output amplifier noiser and surface and bulk state
trapping noise along the CCD shift register.
	 Poor
process controls and poor grade material can seriously
affect the noise properties of CCDs. To take the noise
measurement on the test tool the input was put in
'x	 position 5, switch 6 was connected to U6-8 t and switch 71 
was connected to U8-6. The first sample and hold circuit
would acquire the output level at a valid portion of this
signal. The signal is sampled at the time when U15-8
77
goes low with a sample time of 8 microseconds. The 5,000
j	 p? holding capacitor provides accuracy to O.% in 6
J	 microseconds on U9. Tte second sample: and holds UIOv is
held in the sample position starting at the some time as
U9 and remaining for 640 microseconds. With the 0.15 uF
capacitor this circuit will reach 0.1Z accuracy in 700
us. With the higher value capacitor the drift. on the
output is only 0.06 mV per second. There two sample and
hold circuits in series provide the necessary fast
sampling time as well as the slow output level ' drift to
read individual voltage levels on the R5101 outputs. In
this circuit configuration a new sample is read every 33
milliseconds while the computer accepts a sample every
250 milliseconds. To obtain an rms voltage resdingp 125
samples are accepted and this 'value calculated.
125 1^_
)2(RMS noise) 2 ,	 (xi - x
There	 were	 three	 problems	 associated	 Frith
	
taking	 this
measurement.	 The	 :first	 one	 was	 the	 system noise
	 since
there were sever4l A.C.	 signals	 in the
	
test	 tool.	 This
could	 result
	 in	 erroneous	 readings	 being
	
taken	 by	 the
com ut^er.
	 The	 secondp	 problem	 was	 the	 change	 in	 the
R	 outM),r.	 voltage	 level	 as	 the	 chip	 heated	 up	 while
operating.	 The output voltage level versus time is shown .;
in Figure: TV-48.
	 With this device in the	 teat tool	 for
200 seconds	 the	 output	 level went	 from	 1.7268 volts	 to
I	 1.6998 volts.	 This i ►r a change of 27 mV.	 This is one of
the	 larger	 changes	 seen,	 howeverr	 it	 illustrates	 the
problem.	 The	 third	 problem	 only	 affected	 the	 high
temperature reading.	 Since the holding; capacitors on the
test tool were adjusted for proper operation at a chock
frequency	 of	 12 5 	KHz p	 they - were	 not	 optimized	 for	 the
higher	 operating	 frequency.
	
There	 would' also	 be	 an
increase in system noise at the higher frequency► .
f.	 Bandwidth	 - The test	 tool was	 utilized	 for	 this	 test on
the R5101.	 The switches were connected to the bandwidth
positions
	
as	 shown on the schematic. 	 The DC voltage to
pin-4 was set at 4.5 volts and an AC signal of 2 volts
peak	 to	 peak was	 applied
	
through	 the	 capacitor	 to	 the
device.	 The
	
clock	 pulse	 used	 was	 2	 HHz	 which	 is	 the
maximum specified 'in the data sheet.	 The procedure used
was	 first to	 measure	 the	 output	 peak	 to	 peak	 voltage
level at 10 KRz to establish the device gain.
	
The input
sine wave frequency was 	 then increased while the output a
level was monitored.	 When the signal had dropped.
 off 3db
from	 the	 starting
	
point the	 input	 signal	 frequency was
read	 and	 recorded.	 These
	
devices
	 typically	 had
bandwidths that ranged from about 140 to 180 KHz with the
exception of the circuits which were later identified to
78
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have shorts within the clock circuitry. These devices
had significantly lower bandwidths and often had
distorted output signals i.e., nonlinear gain or
decreswed input signal range.
X. Transfer Efficiency	 This is one of the fundamental
parameters for CCDs since it is a measure of several
first and second order proceswing and material effects.
These arep in parti
1) Shift register gate overlap completeness; E
2) Charge trapping loo ses;
3) Well discontinuity along the shift register;
;I
4) Inconsistencies in the work function of the
polysilicon gate structure.
t
This measurement is made by shifting a charge packet
through the device and measuring the output voltage 01)
then switching to no charge being transferred through and
measuring this voltage level (V2) and finally measuring
the voltage level 03) which occurs at the single pulse
following the change from V1, to V2. 	 The transfer
efficiency is then equal for
l -
IVI	
V2 - V3^
 x no. of tranfers
The test tool circuitry was designed .to perform these
measurements. Switches 8 and 9 control the input level op
and the counter circuits, Ullr 012 9 and U13 control the
sample time for the sample and hold circuits to read the
voltage levels. The critical timing for this test is to
read the voltage level (V3) which occurs at the single
output pulse following the change from charge being
transferred through to no charge being transferred
through. In the test tool with switch 9 at ground and
switch 8 at 5 volts the input to the R5101 is 5 volts
DC. This provides the output level V1 of about 2.7'
volts. To measure V2p with no charge being transferred
throughp 3 volts do is applied to the 85101 with both
switches 8 and 9 at 5 volts. This provides an output
level of approximately 4 volts. The V3 measurement is
taken by having switch 9 at 5 volts and switch 8 going to
U3-3. In this configuration the input to the R5101 is
switching between the 3 volt input: level and the 5 volt
input level. When the input switches from 5 volts to 3
volts the counters reset and count to 2000 ' since this is
a 2000' stage delay line. The counter circuitry then
provides a pulse that is used to control the timing for
80
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the sample and hold circttit to take the correct voltage
reading. The R5101 output is shown in Figure IV-49.
This is 0.5 volts per vertical division and 2m per
horizontal division. The rising edge of this output in
then expanded in Figure IV-50. The sample and halal
cgntrol pulse is also shown in Figure IV-50. The top
trace is at 5 volts per vertical division and the bottom
trace is again at 0.5 volts per vertical division. The
timing is 20 microseconds per horizontal division.
F
i^
I
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Figure TV-49 (output Voltage, 0.5 V/cm Vert., 2 ms/cm Horiz., R5101
r igure IV-50 Uutput Voltage and Sample & hold Enable Pulse,
20 u seconds/cm Time Base, R5101
82
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The top trace remains at S volts except for the single
low which inputs I,V3 to the sample and bold circuit. The
bottom trace is of the circuit output. The upper level
on the square wave p is' the reset voltage level between
valid output times. This is about 4.2 volts. The
voltage level on the left hand side of the picture is f1
and the voltage level on the far right hand side of the
picture is V2;	 These are about; 2.7 and 4.0 volts
respectively.
The value of V3 which is read by the sample and hold is
about 2.9 volts. As can be seen in the photograph the
transfer efficiency cannot be calculated by using these
three values alone since there is additional charge being
transferred out over the next 5 orb pulses. This value
was used to track any changes in the transfer efficiency
during the course of this test. This provides a
sensitive parameter for following these changes.
To calculate the actual transfer efficiency for this
device, the total amount of charge has to be accounted
for. Readjngs of the voltage levels were taken through
the transition 'period shown in Figure IV-50. These
readings are: Vi - 2.69, V2 = 3.99, and in between 2.919
3.31, 3.60, 3.84, 3.97 1 and 3.98.___ Assuming a linear
response of the output amplifier with charge then the
transfer efficiency can he calculated in the following
manner:
The inefficiency for the transfer of charge from input to
output
I	 (3.99	 3.98) + K3.99	 3.97) + (3.99	 3.84)(3.99 - 2.6.9) x 2000
+ (3.99 - 3.60) + K3.99 - 3.31) + (3.99	 2.91)
(3.99 - 2.69) x 2000
2.33	 8.96 x 10-4,1.3 x 2000
efficiency 1 inefficiency
{	
0.999104
The numerator in this formula' is the summation of the
voltage differences at the output. The denominator is
the voltage difference caused by'a charge packet reaching
the output multiplied by the number of times this charge
is transferred. The' efficiency calculated and recorded
during the normal testing of this device was:
3.99 -2.911 -
	
	
-.0.999799C 2.69 x 2050
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This value	 is high	 for	 two reasons.	 The	 first	 is	 that
1
the additional charge on the 5 pulses after the 2.91 was
.S
measured	 in	 neglectedp	 and	 the -second	 is	 the	 fact	 that if
the	 2.69 in	 the denominator is	 not proportional	 to	 the
size of	 the charge	 packet.	 A value of 3.99-2.69 Would
have	 been	 more	 accurate.	 This	 would	 have	 given	 an
efficiency of:
1	 3.99 - 2.91	
,. 	
.999585
C'	 (3.99 -2.69) ' x 20001
4
M	 This	 I's	 still	 high	 but	 is	 more	 nearly	 accurate.	 The
maximum	 and	 minimum values	 for	 transfer	 efficiency	 as
calculated during this test are:
At	 V3 . 3.99
Transfer off - 1.0
At	 V3 w 2.69
f
Transfer eff	 .999758'
C.	 Initial Electrical :Characterization
The	 test	 flow	 is	 shown	 in	 Figure.	 IV-51.	 Initial	 electrical
characterization on the R5101 devices was performed as described in
the	 previous	 section.	 The	 leakage	 current	 test	 found	 four	 parts
withLeakage	 (Table	 IV-4).	 SIN 5	 has	 the	 sync	 input	 shorted	 to
ground	 and	 this	 input	 is	 also	 leaky	 on	 SIN 25.	 The other two
devices have nanoamp level leakage currents:
All fifty devices were electrically characterized at -25 0C, +250C,
and +55 C.	 A sample of the electrical readings- are given in Table
IV-5.	 This provides	 the data taken on the test tool at the three
temperatures.	 The effect of	 temperature	 on	 these	 devices	 appears
to vary significantly.	 As an example	 the offset voltage on serial,
number 1 is the same at -250C and +25 C, and decreases by 0.15 volts
at	 +55 0C.	 Serial number 3 decreases by 0.25 volts between -250C
and +25 0C, 	 and	 decreases by 0.42 volts between, +25 0C,	 and +550C.
Other	 parameters	 also	 were 'affected	 to	 -varying	 amounts	 by
temperature	 on	 the	 different	 parts.	 Delta	 calculations	 between
these initial measurements and later measurements will be discussed
in the data analysis section.
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Table IV-6 provides the clock current measurements at 254E for each
of the devices. The serial numbers which had low bandwidth or high
;leakage currents are also indicated. All of the devices with high
clock current had low bandwidth or distorted output signals. These
devices were later analyzed and will be discussed in the failure
analysis section. The bandwidth readings for each of the .fifty
devices at all three temperatures are given in Table IV-7.
Serial numbers 5 and 25 were removed from test and held for failure
analysis. These were the two devices with input leakage on pin
22. Serial numbers 1 and 2 were held for control samples. These
samples are tested and recorded before each electrical test on the
remaining devices.
D. Environmental Screen
Forty-six devices were subjected to the environmental screening
tests of Table IV-8. These tests were selected from' MIL-ST6-8839
Method 5004 9 Class B. Internal visual was not implemented at this
point since parts will be examined for the construction analysis
and during the failure analysis.
The first screen test was high-temperature storage per Method
008.1, Condition C. This is an storage temperature of 1500C for
24 hours in a nonpowered condition. This stress is used in the
screening sequence as a pre-conditioning treatment prior to the
remaining tests.
The second environmental screen test was temperature cycling per
Method 1010.2. n is is an automated test which exposes the parts
to -650C and +150 C taking 30 minutes per temperature cycle. There
was a total of 10 cycles.
F7is
!3
The third screen test was constant acceleration per Method: 2001.2,
Condition E. This is a 30,000 g acceleration in, the Yl axis. The
Y1 orientation is defined as that one in which the element tends to
be removed from. its mount. The parts were held in plastic carriers
to avoid bending of the external leads.
The fourth screen test is a seal test per Method 1014.2. The fine
4 leak test is per test condition Al, using helium tracer gas with a
bomb time of 2 hours at 60 FSIG. The gross leak _test is per Test
Condition C y
 using fluorocarbon.
Interim electrical tests were performed at this point. These tests
are used to verify the functionality of the devices and provide
information on the effect of the preceding tests on parameter
stability. These data were stored on tape and delta calculations
performed. The gain of SIN 23 side 1 was found to have shifted by
17x.- This part was left in test to see if any further change would
occur. T
j
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TAALE IV-6	 INITIAL CLOCK CURRENT AT 25°C, R5101
SIN C LACK SIN CLOCK	 mA $ /N CLOCK	 mACURRENT SIN
CLOCK
CURRENT= CURRENT CURRENT #
1 13.26 13* 29.53 26	
_
12.91 39* 29.47
2 12.84 14 13.06 27* 12.84	 -_ 40 13.45
3 13.20 15 13.18 28 13.51 41 12.91
4 12.84 16* 13.04 29 13.11 42* 33.45
5*• 12.91 17 12.77 30 12.97 43 13.24
6 13.65 18 13.45 31 13.15 44 12.57
7* 30.61 19 12.77 32 13.18 45* 13.92
`- 8 12.97 20 13.31 33 12.70 46 13.31
9 12.77 21 13.04 34 13.24 47 13.65
10 12.84 22* 36.42 35 12.76 48 13.72 f
11 13.11 23 12.49 36 12.98 49 12.65
12 13.24 24 13.31 37* 21.28 50 14.05
25*• 13.24 38* 33.48
oti Low Bandwidth A High Leakage
F
i
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TABLE IV-7a BANDWIDTH (KNz) @ -25 0C; R5101
SIN VO1 V02 SIN VO1 V02 SIN VO1 V02 SIN, VO1 V02
di
1 170 180 13 *200 210 26 170 150 39 *150
4
140
2 200 210 14 180 180 27 80 80 40 1150 150
3 180 180 15 170 190 28 150 140 41 160 170
4 170 170 16 90 90 29 160 150 42 *100
r
100
`
s
9 5 90 90 17 170 170 30 170 180 43 150 160
6 170 170 18 170 170 31 150 160 44 140
w
140
7 *100 100 19 160 160 32 170 170 45 90 90
8 180 180 20 150 150 33 170 170 46 150 160
9 180 170 21 170 180 34 160! 160 47 150 170
10 170 170 22 *100 110 35 160 150 48 100 100
—11 130 130 23 160 140 36 160 160 49 170 160
12 170 170 24 140 130 37 100 110 50 160 160
25 100 100 38 *100 110
DISTORTED WAVEFORM
F ,
{
a
i
I
90
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TABU IV-7b BANDWIDTH (101x) C 25°C; 85101
5/N I VOl I V02 SIN VOI. V02 SIN
26
I V01
170
I V02
160
S IN
39
V01 I
*130
V02
1401	 160	 150 13	 *150	 170
2 150 160 14 180 180 27 80 80 40 170 160
3 130 120 15 170 180 28 160 150 41 150 170
4 160 140 16 90 90 29 160 160 42 *100 100
5 80 80 17 170 170 30 160 170 43 150 170
6 170 170 18 170 170 31 160 170 44 140 140
7 *100 100 19 160 170 32 180 180 45 90 90
8 140 150 20 150 ISO 33 170 170 46 180 170
9 160 170 21 160 180 34 160 170 47 150 170
10 170 170 22 *70 90 35 180 180 48 100 100
11 130 140 23 130 140 36 160 160 49 160 160
12 150 170 24 150 150 37 100 100 50 160 160
25 100 100 38 *100 100-
* DISTORTED WAVEFORAS r^
l TABLE IV-7c BANDWIDTH (1Q12) @ 55°c; 85101
I.
SIN Vol V02 SIN Vol V02 SIN VOI V02 SIN VO1 22
1 150 180 13 *120 150 26 160 170 39 *120 130
2 190 190 14 180 180 27 80 80 40 160 160
3 170 170 15 180 190 28 160 160 41 160 150
4 170 180 16 90 90 29 170 180 42 *100 100
5 80 90 11 170 180 30 150 150 43 160' 160
6 170 180 18 170 170 31 150' 170 44 140 140
	 n
7	 *110 110 19 170 170 32 170 180 45 90 90
8 170 180 20 160 160 33 160 170 46 170 190
9 170 170 21 170 180 34 180 190 47 160 180
10 170 170 22 *100 100 35' 180 190 48 110' 110'
11 130 130 23 150 150 36 ` 160 160 49 170 170`
12 170 180 24 150 160 37 100 110 50- 170 190
25 100 110 38 *90 110
* DISTORTED WAVEI'M
N;
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The fifth screening test was the burn-in per Method 015.2. The
temperature was lowered from the specified 1250C to 55 C. This is
the maximum test temperature used on these devices and the higher
temperature effects were not known until the thermal step stress
portion of the test was performed.
Following this 160 flour burn-in the parts were again electrically
characterized. SIN 23 had again shifted. The gain values on Side
1 for the three electrical' tests were 0.5606p .6551., and .5830.
One additional devicep S IN 31 had a significant increase in clock
current. This device went from 14 mA to 34 =A There two devices
were pulled from test and held for failure analysis. They will be
discussed in that section.
E.	 The , mal Step Stress Test
This test was performed to establish the temperatures to be used in
the 4000 flour life test. The circuit used is the same one as that 	 ..
to be used for the life test. The test plan followed was:
1. Operate four circuits fur 16 hours at +65 0C. Monitor the
outputs for functionality and also record the power supply
"	 currents at the start and end of test,
2. Perform the interim electrical tests at +25
p
 C.
3	 Increase the operating temperautre in 10 OC increments and
repeat the 16 hour operating test and interim electricals.
4. Continue 10 0C increments until malfunction or permanent
parameter shift occurs. Malfunction is defined as the point
	 jI
	
	
where the outputs which has previously reached saturation, no
longer exhibits a regular time sampled analog pulse train.
Other malfunction criteria is any significant shift in current
at temperature.
As mentioned the output will reach saturation. This occurs
because the register dark signal doubles every 8 to 10 degrees
"
	
	 centigrade.	 The circuit will operate normally with a
saturated output signal except that input signal control is
lost. The current flows on each of the 5 power- supplies was
monitored at the start and end of each 16 hour period, There
was no change on any of the power supplies during the course
of the test except for the +12 volt line, that supplied both
the clock current and the signal current to the 85101. The
variation in this current level with temperature i^s shown in
Table IV-9. The current increased up to about 95 C and then
decreases above that t mperature. There is a large decrease
between 185 00 and 195"'C. 	 The appearance of the output over
the temperature range of interest is shown in Figures IV-52
through IV-57. The small white bar in the lower left hand
'	 corner indicates the ground level. - These photographs are all
'	 taken with a vertical scale of l volt per centimeter and 100
microseconds per centimeter time base.
k
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Current
;low
^mA)
Temp,
85
0
750C
95 850C
o0 95°C
68 1150C
1
0
64 350C6 214500
62 155°Co
61 175OC
58 1e50C
1
19,850C
46
0
215oC
45 2250C
i
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I ji,ur y 1`;	 0- 12	 output tit 25 C, W)101
Figure IV-53 output at 125"C, R5101
ORIGINAL PA(;E IS
i )F PWR QUALM
Fisure IV-54 Output Wuvrforn; ,it LA0C, R5101
Figure IV-55 Output Waveform at 170'C, 85101
00
Figure IV-56 Output Waveform at 1R5 0c o
 R5101
Figure IV-57 Output Waveform at 200 oC, R5101
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Tito output shown in Figure IV-52 iiluatratea the normal roost
temperature characteristic. 'The reset voltage level ;s ,about
4.5 volts and the analog output level is at(wt 2.8 volts,. At
12$OC the output has changed to that shown in Figures TV-53
The clock pure input is at twice the frequency of this output'
pulse and the influence of it can be seen at 125 ()C. I Both
voltage levels have moved downward at this point. In Figure
IV-54 the output characteristic at 15eC is shown. The second
half of the reset level has flattened out at about 2.6 volts
and the first half of thin level is slanting down toward drat
val lue.
The analog output is moving closer to ground potential. At
170'OC in Figure TV-55 the first half of the reset level has
almost reached the value equal to the second hall f. The analog
signal is almost completely at ground. At 105 60 the reset
level is again moving from one discrete level to the next
level (;Figure IV-56). The change in the waveshage appearance
is very similar to that which occurred between 1 25 C and
1500C• When the temperature is further increased to 200 0C in
Figure TV-57 the resat Level is approaching about 0.8 vol ts.
The interim electricaal readings taken after each 10 ^C
increase in temperature are shown in Table IV Y-10, Serial
numbers 43 and 44 exhibited erratic electrical characteristics
in the 155 00 to 195 00 range. "nom these erratic electrical
chae aeteziaticse the drop in chock current': between 185 00 and
195 C, and the reduction in the. output ampl itude above 180 C
the life teat temperatures were selected6 Vie temperatures
were to be kept 49 high as practical so that enough Failures
would occur to obtain an activation energy and mean, time to
Failure information. The upper temperature selected was 1850C
and the lower temperatures selected was 17000. The parts next
went into the high temperature 4000 hour life test.
F
F.	 Nigh Temperature Life Test
The burn-in circuit used for the life testst is shown in Figure
IV-58. The voltages applied to the device: are as shown* The clock
input, pi.n 21t receives a 6 volt square wave pulse at 5 Kliz, Th e
clock monitor and the monitor on the remainder of the lines, allows
t	 measurement of the signals which are reaching the devices under	 u
test. If a part failure occurs this should be evident by a change	 -`
in the signal at one or more of these points. The nominal 3 volts
is applied to VTG: VCs, and VOG, through a 10 kohni durrent
limiting resistor. A 5 volt Zener is attached to tlae leads going
to the devace,s under test to avoid an inadvertant electrical
overstrea s. The analog inputs Vr e
 can have a voltage level from
3 to 6 volts applied to it	 Fives volts was selected since this
voltage is the supply volt age for the digital circuitry and it alsog	 ?'	 g	 8
produces an output which oan easily be observed to verify
funct i onality of the pearls in the burn-in circuit. Again a current h
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i
lim i ting res is tor	 sync
input requr°s,the majority
Zener diode
	 lof the control ci,rcuitry
i
 to drive ' th is. The
devise. Vhe clock frequency drives an R5101 which supplies the $3
output signal to generate the timing through two miltivibrator'
circuits to produce the sync input signal. This signal forces all
of the R5101 circuits under test to operate with the same phasing-.
If the sync input occurs at the wrong time or for the; -wrong length
of time, current spikes within the clock circuit or. the CCD can
result. The construction analysis section discusses the operation
of this input. Since there are numerous others gptes which are
stressed by a dynamic test this input could be held at ground with
very little- reliability information being lost, 	 This would
significantly simplify the burn- yin circuit. The 12 volt 'line going
to VApC and Ypb5 has a Zener diode and a monitor point. There
is not a current limiting resist or in this circuit, however $ the
power supply was set in current limiting when the devices reached.
the operating temperature. This is an effective way to limit the
current flow for this input. The reset drains were connected to
the nominal 9 volts through a '10 kohm limiting resistor and with,
Zener diode overvoltage protection. The three output circuits were
each connecter! to a 2 kohm load to ground with these resistors
being at each socket on the burn-in board. These resistors were
high temperature wire wound resistors which could operate at up to
1 watt at 200 C
The substrate, clock ground: and signal ground were connected
together and tied to a common ground.
The 5 KHz operating frequency was chosen so that the parts would be
stressed	 dynamically,	 however,	 stray	 effects	 related	 to	 high
frequency operation were avoided.
The	 two	 groups	 of	 20	 'parts	 each	 were	 placed	 in	 these	 burn-in
circuits and individually measured to verify proper operation. 	 The
burn-in circuits were
	
then placed in	 the ovens	 and	 the 4000 hour
life	 test initiated.	 SIN 3 1 	 4p	 6,	 7 1	 8,	 9 9 	 10,	 11,	 12,	 13 9 	14,	 159
16 9 	17, 18,	 19, 20, 21,	 22 9 	and 41 were operated at 1850.	 SIN 24
26,	 27 9 	28,	 29,	 30 9 	32 1	33,	 34t & 0 	36,	 37,	 38ry 39 9 40, 47 0 48 0 499
50,	 and 42 were operated at 170 C.	 S IN 41 and 42 were two of the
devices which had been subjected to the	 thermal step stress	 teat.
They were utilized to obtain 20 devices in each temperature groupo
glectrical measurements were wade	 at	 4,	 8 1	 6,	 32p	 64 9	128,	 256
5001	 1000,	 2000p	 and	 4000 hours	 cumulative.	 The
	
output	 of	 each
circuit	 and	 the monitor points	 were checked daily. 	 The	 current
level on each 'power supply was read and recorded at the beginning
and	 end of each ur od of test. 	 The 12 volt supplies drew about'
195 mA for the 170 C test and 150 mA for the 185 0C test.
Only	 one	 device,	 SIN
	
10,	 from
	
the	 185 0C	 temperature	 group was {
removed from test during the entire 4000 hours. 	 This part had 4$ f	 gR	 ^
microamps of leakage current on pin 15 after 1000 hours of test and n	 ?
will	 be	 discussed	 in	 the	 failure	 analysis	 section.	 The	 data
obtained will be compiled and	 discussed	 in the	 section	 on data
analysis.	 There	 was	 little significant	 ahift	 in	 the	 device
performance during the course of the test,
104
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C.	 Temperature. Cycle
At the completion of the 4000- hour life test 6 devices were
subjected to 1000 temperature cycles. Two devices were taken from
each of the life test groups and two were removed from test
following the environmental screen. The temperature cycle .test was
perfgrm ed in	 101.0, CooJit on C
(150 C to -65
uaccordance with MIL-STD-883, Method
C)•
Electrical measurements were taken before temperature cycling and
after 20, 50, 250, 500 } and 1000 cycles
Table IV-11 provides the electrical data on these 6 devices at
initial, test and following 1000 cycles. There appears t6 be a
slight degrease in the gain from these data, however, analysis of
the data during the test indicates that the gain fluctuates due to
changes in the room temperature at test and also to slight changes
in the power supply settings. Control samples were not measured
during this testing
H. Overvoltage Test
Six units were subjected to overvol,tage conditions on various pin
combinations to determine whether there were any combinations which
resulted in permanent damage to the devises. The _ pins selected
included input gates to substrate and overlapping polysilicon
layer..., The following pin comb; nat .ons weare stressed on each of
the six devices: 3 to I t 3 to 11 0 4 to I t 4 to 11, 10 to I t 10 to
11p 15 to it 15 to 11, 21 to 2p 21 to 11, 22 to 2 0 1.9 to 11, 13 to
8p 8 to 13, 14 to 12, 12 to 14p 9 to 8p and 8 to 9. The first
number is positive with respect to the second. For all of these
combinations breakdown occurred between 25 and 45 volts and could
be repeated numerous times with no change in the level. The parts
continued to work properly following this test.
They were then subjected to output short circuit conditions to
determine if the analog output or the 03 output could be damaged.
The short circuit current on the analog outputs was approximately
7.4 mA. The current on the 03 output ran8ed from 84 to 107 mA.
With a short circuit condition on these outputs for up to 10
minutes eachr no damage occurred.
4
I. Data Analysis	 F
This section will include a discussion of the deltas which occurred
during the course of this testing, and statistics on each of the
parameters measured. Life regression curves were not generated due
to the small number of failures which occurred.
Electrical measurements were run at 25 0C P +25 C, and +550C during
the initial characterization and following the environmental screen
tests. Test Control Numbers (TCN) were utilized to keep track of
the time of test. The TCNs of interest are shown in Table IV-12.
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TADIZ- IV-12 TCN LIST
	 85101
TCN SEQUENCE TESTEMP}RAT'ttRE I
O INITIAL	 25°0
1 INITIAL	 -25°C
2 INITIAL	 55°C
POST
	
o25 GENVIRON
5
POST
	 -	 a2S CENVIRON
6 POST	 o55 GENVIRON
r
	117 1'OST LIFE	 2 o
°C	 CTEST 185
217 POST LIF
	
2SoCTEST 1700C,
i
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Table IV-I) lists the deltas between the initial measurements and
the post ehviromsental screen measurements at t250C. Table IV-;13a
shows the control part deltasp and the deltas for the devices which
will go into the 185 00 life test group. liable IV-13b shows the
control part deltas and the deltas for the devices which will go
into the 1700c, life: test group.
The average and standard deviation are given at the bottom. On
Table IV-13n SIN 3 was not utilized for taking; this average. This
part was run three times for TOO with none of the measurements
repeatable. There was evidently a poor connection as this part was
very stable during the remainder of the testing.
The control average was subtracted from the average value of the
test parts and this value listed along with the percentage- change.
The only large percentage change is for the noise measurement on
side I. As discussed earlier this parameter was very to
system noise and device warm-up. This change is not considered to
be a change in the past's electrical characteris tics. The percentage'
change is not listed for the transfer efficiency due to the very
small number involved;. A change of 4 x 10-6 for this reading
indicates a change of about 10 mV on the voltage read to calculate
transfer efficiency. This equation was discussed in the electrical
section. As an examples to get the change of 4 x 10-6, V3 could
go from 1.80 volts to 1.81 volts with V2 R 3.3 volts and V1	 1.7
volts.
This in too small of a change from which to draw any conclusions.
Table IV-13b providers tge deltas for the control parts and the
parts to go into the 170 C life test. The magnitude of the changes
in similar to tl ►at. of Table 1V-13a,
Table IV-14 lists the deltas between the initial measurements and
the post environmental screen measurements at -250C, Control parts
are not listed because they were not recorded by the test engineer
at the same time as the remainder of the parts, They do not reflect
the same test conditions and are therefore invalid for comparison.
The comparison does not appear necessary since the largest average'
delta is only 1.1 percent.
SIN _50 appease to have shifted or one of the two sets ` of readings
was in error. The 1^ reading shifted bye -4.5% and the gain on
side 1 shifted by 3.5X. The readings on this part during the life
test will be examined to determine if the part is changing with
operating stress.
Table IV-15 lists the deltas between the initial measurements and
the post environmental screen measurements at +55 0C. The control
pars are not listed for this group for the same reason as the
-25 C measurement. They were not recorded at the same time as the
remainder of the parts.
108
x
-
_	
FOR 185°C
0 6	 N018	 T§	 LIFE TES's
-	 ^CIQ
	
10
RD	 UDC
	 DDS
	 OFF
	
A`^^1	 V
10	 ^'.0	
sIDE : IDE
nA	 MA .	mA	 SG	 5	 2	 SERIAL XM8R
2 .08
. 03 02 1 62 100 4 5 I-CONTROL
a .05 .05 002 53 ..
2 04 ,,
+
.50
y
'.0
66
-14.4 - 0 • 3 .02 271 AIA VA A T
0 .07 .06 01 70 110 -11 -5 4 2	
_
4
3.4 .05 .06 0 41 57 -8 -16 7 6 6
.3^
-
-.17 .04
-.01 23 18 -21 -15 2 0 7
7 1,01 .04 .01 38 73 -14 32 -
-2 -.01 .05 1	 0 54 62 -.15 -6
1	 _ .,03 .02 0 43 64 -10 1
6.9 -.05 .06 -.01 21 21 - 1 24 1
5 'n f.04 .01 36 52 _12, .. -
0 .. 14
-.3 -.10 .03 -.01 27 28 0 - 3 4 16
2.1 .03 .03 0 0 43 -
1. 1 -.0 -
18
4.1 1.03 .01 -.Ol 8 28 -6 1 -4 6 15 19
5.8 -.01 02 -.01 -21 -13
-1 -11 8 18 20
-3 - .01 03 0 49 73
-6 43 5 4
-2 -.55 0 -03 -31 -,54
-9 -12 2
.5 .02 01 .U1 54 8 - _
0. 96 -.02 .04 0
_3 2 9
- 2^..2_ AVPHAr.V nVTX A
3 4 37 02 . 01 26 40 1 2 nLjjyAqTQX
-2 -0 0
-0 -0 . 31-0.5_ - - .- ._
50 : M
gg
TYP
9PAnTP Tv-T4h Mrr.AQITRRMF.NT MVPAIV:_ TNTTTAT. F. Pn.gT PMUTR(1N_ (d 9 rior! 125101_
FOR 1700C
a	 a u	 o^se
	
_oils	 TE	 LIFE TEST
10- 	 10	 10	 10	 0-	
0 
-6
RD	
-DD	 DDS 'ffse	 81d	 4iciQ	 idol S de)
	
ide
	 iao	 Serial Number(nA) (mA) (mA)	 (V	 1.	 2	 1	 2
2 .08 .03 .02 62 100 4 5 -2 1 1 - Control
3 .05 .05 .02 53 84 8 _ 9 1 -3' 2 - Control
2.5 .065'.04 _.02	 1 57 92 6 7 -45 -1 Average
4.4 .02 .05 .01 .10 35 -11 -1 7 7	 ' 24
6.3 -07 .06 .01 0 11 4 -12 4	 12 26
1.2 -.13 .04 .01 48 -19 7 53 3 1 27
1.9 -.02, .02 6.01	 1 -24 -30 -9 15 8 7 28 -,.--,-
3.5 -.1 .05 .01 24 7 -31 70 3 2 29
-1	
_
,
.07 .04 .03 Ill 144	 _ -2 -7 6 7 30
3.2 .39 .04 .04 145 174 17 -2 11 12	 ..^32
3.9 .05 .02 0 171 21 0 3 1 0 33
3.2. k.04 .06 0 65 83 -5 -1 5. 3 34
-2 0 .05 -.02 109 155 1 -7 1' 2 -3 35
-2.8 .01 .04 -.02 87 99 -15 - 31 1 3 4 36
3.2 .31 1 .02 .02 78 86 9	 1 -38 -4 -10 _37
4.9 .17 1.06 .01 81 97 -2 ^-14 -2 -3 38
-1 .43 1.02 .02 79 138 -2 -1 - -8 39
-3.4 .o4 1.04 .01 14 39 -15 -9
--
8 8 40
2 .09 .02 .02 57 89 -9 -2 16 18 47
1.9 .02 .09 .01 -24 -64 -14 -64 11 16 48r
6.9 .03 .06 .01 1 13 -2 -7 -1 14 16 49
2.9 .06 1 .03 .03 1132. 96 *-15 22 0 3 50
8.1_ .16 .02 .01 __65 73 -4 -9 -3 -5 42
2.4 :07 .04 .01 62 62 r5.5 -1 4.5 3.9 Average
3.1 1	 • 2 02 Standard Deviation
-01 .005 0 -.01 5 -30 -11.5 -8.4 5 4.9 A	 - Contro
-0.1 <0.1 0 -0.2 <0.1 -0.4 -23 -17 - - Percent Change
80 13 1.8 4.1 8500 8500 50 0 9996 10 610 Typical Value
-.9 .01	 1 0	 1 0 -83 --83 ' 20
-. 5 x-.15 -.01 	 1 -.01. -13 -16 21.
-i.o -.38 0 --.O1. -31. --38 2 2
-.4.
-.20 -!.01 -.01 3 t► . ^iJ
-.7 -.1:0 <.O1. <.Ol -1,2 -12 AVelw at, e
.75 .10 <.Ol <.01, 22 25 8t:andard Dev:inti.on
-4.9 -0.8 4 0	 1 0 -0.1. -0.11 Percent Change
8th, 1.3 1.8 4- 8500 8500 '^'YP^^tt1	 ^tI:llic
I	 yy
F
TABLE -14w MEASUREMENT USITASo, INITIAL & TOST ENVIRON. @ -25
00	 $`
85101 FOR
V-	 0gin	 C.a. 1	 170 C LIFE TES
KU	 TI) 0,	 3 0	 °tau	 x-10" X10--
(nA)	 qtA) -	 fad	 (V)	 $idol Sidei)	 StRt,';i of Nutubar
-1 ► 8 -i20 «01 .01 -80 -1.13 ^ 24.._.
- 1 .4 115 .01: . .02 -39 -38
.5 - . 13 0 -.01 - 3 G 27
- .1 . 01 .01 0 -S2 -82 28
--1 .03 0 0 13 25 29
. 9 - . 13 . 0 1 0 -9 2
.I - . 21: 0 -12 -9
U x-103 0 .01 -18 3
-.21 0 .02 ^7 3 r
3 13 0 1 3 15 35
1 -.15 - .01 - .03 2 11
4 -.13 -» 02 0 -1 0 37
^..7 -.28 -.01. -.01 -16 -1.5
q -, .32 0 - .01 -25 -24 39
-1. 0 -.12 0 -- - -.01 -50 -55 40
4.0 -.20 0 -,01 -12 -32 47
.01 0 -55 -56 t18 
-.02
 0 .01 32 18 149
L3 -.59 -.._06 .01 " !$ 129 50
-2.0 ..26 0 .01. -12 -1.5 142
-.05 -.15 -.0°1. C01 -:1. 9 :l',O.l vt. it{1e
3.2 .15 .0 L .0 L 77 =49 '^^utclnx cl	 1)avL^t^:1.an
^? ~ 1.1 --0.1 0 0 -0.1. Percoftt_Chaxi e
80 13 1.8 4.1 8500 8500 __ 1 Ty a:i.en1. Value
F
k
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r
I
II	 1
a
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V-	 Gain
	 Ga	 R5101 FOR
1RD	 DDC	 DDS	 -fse	 xlO- 	x10- 	 18500 LIFE TES
(nA)	 (mA)	 (mA)	 (V)	 S;idel Side2	 Serial Number
39.8 .57 .02 - .06 -127 -163 3
19.6 .50 0 b -53 -63	
,.
4
t
16.6 .56 0 - .01 -56 -49 6
21.4, .36 .01 0 -49 -68
19.8 .62 0 -.01 -51 -49
15.2 .61 .01 .01 --37 -29 9_
0.5 .54 1 .01 .01 -69 --66 11
14.9 .7,4 .01 0 +95 •11.52
..
1.2
26. 8 . 38 0 .01 -35 X81 13
23.3 . 62 0 0 -26 -53 14
17.1 58 1 .01 0 
ro
=55 48 15
7.7 .53 .01 0 -118 -48 1 16
2;L.9 .51 0 .01 -25 -65
14.9 .71 .01 .02 -29 -56
20.9; .46 0 0 -24 -51
-.2 .60 .02 0 -38 -59
13.7 .60 .01 0 -40 -58 21
29.2 .96 .02 .11 -+•800 -195 22
17.4 .47 0 ,_01 -51 -39 41
18.1 .57 .005 .001 .6 -58 Average
8.7 .13 .01 .03 198 65 Standard Aeviation
23 4.4 0.3 0 1	 0 -0.7 Percent Change,
80 i	 13 1.8 4. 1 18500 8500= J Typical Value
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TABLE IV-15a MEASUREMENT DELTAS 9 INITIAL & POST ENVIRON. @ 55°C
TABLE 1V-1515 MLASUlWREN'1' DELTAS XNYTTAL & I'OST SNVIRON. @ 55*C
	 I
85101
FOR 170aC TFS
IRD IDD	 DOS off
70A)r(mA)K(IIIA)(V () Sicic^^. SUO2	 Serial Nomber
11.9 .74 .03 .04 -103 76 24
6.6 .68 .01 0 -20 x-141 26
16.1 .753 .01 0 +182 -24 27
2.5 464 .02 .02 -34 --31 28
:10.0 .`8t .02 .01 99 199 29
21.2 . 60 0 .01 -56 -67 30
15.5 .77 .02 1	 0 5 161 32
23.3 .49 0 .01 -34 -110
15.5 .44 0 0 -11 -3 t
22.0 .53 0 0 -11 -25
13. it .51 -.01 .02 23 3 Sri
27.8 -.45 0 0 -56 -60
2.2. .1.3 .01 98 61
23.2 .53 .01 ..01 -17 -3.8 9
5.8 .54 .01 0 -24 -14
5.4 .54 .03 .03 27 87 117
-1.5.7 .48 .04 .02 19 58 8
8.1 .45 .02 .01 10 35 119
9.3
. 144 0 .02 -21 -42 50
23.4 037 .01 0 `•8 -25 1
12-9 1 .50 .01 1.007 '2.4 1.
'
11.7 .27 .01 1,014 60 79 Standard Davinticn
16.1 3.8 0.6 0.2 p 0.1 Percen t Change
80 13 1.8 4.1 8500 '8500 Typical Value
There: is more variation in these electrical readings. The fairly
consistent change in Igp r
 IppC, and gain indicates that a'
slightly different temperature was used for this measurement.
IR0 and Ip00 increase with temperature and gain decreases with
temperature. Calculations on several tygical parts indica4e a
difference in the measurements equal to 4 C. The second reading,
TCN6, was taken at 4C higher than the first readin g , TCN2.
Serial numbers 12, 22, 27, 29, and 32 have fairly large gain shifts
in the opposite direction. The percentage change are listed in
Table IV-16. These, are positive changes while the normal change
was about -0.5X. The changes in these readings is apparently due
to a device shift. The readings on these parts will be examined
during the life test for shifts with operating stress.
No conclusive shifts were evident during the environmental
testing. The life test otters a better data base to determine any
parametric shifts.
Table IV-17 provido,,s the delta shifts for the measurements prior to
the 4000 hour life test and following the fife test. The percent
change has been calculated, however, witl the large standard
deviation this is not very meaningful. The maximum and minimum
changes from Table IV-17 are given in Table IV-1$. The deltas for
the 185 0C group are generally larger than those for the 1700C
group. The IRD changes and the noise changes are the largest on
this table. They are also the least significant as described in
the electrical section. The IRD reading is the charging current
for the output transistor gate and was used to check For input gate
leakage. Microamp level changes would have indicated a gate
breakdown condition. The changes seen in the low nanoamp level are
not considered failures. The noise measurements both increased And
decreased .following the life test. This measurement did not find a
general trend for an increase in noise with operating life-.
There was in general an increase in IbDCr sin and transfer
efficiency with time. This may be due to a sight shift in the
operating point along the transfer function.
The outliers from Table IV-17 are serial numbers, 6, 11 9 13, 16,
20, 22, 29, 33, 40, 47, 48, 49 and 50.
The outliers seen prior to the life test were serial numbers 12f
22, 27y 29, 32 and 50.
The data sheets for the parts that are in both of these groups are
shown in Table IV-19. These are SIN 22, 29 and 50. Also shown is
a control part, SIN 1.
The delta shifts on the control part are given in Table IV-19a for
the enitre life test.
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TABI M IV- 1G PERCENT CHANGE (GAIN) ^ R5101	 ^€
SERIAL	 PERCENT CHANGE
NUMBER	 SIDE	 1 SIDE 2
'12
	 1. 1 	 1.8
22	 9. G 	 2.3
27	 1.9	 0.3	 s
21	 1.2	 2.3
t	 ,
32	 1 1 	 1.
i
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.-	 Gail	 ain
	
ois	 ol.a	 CT'1'la	 18.P
RD1 	 IDD	 L1<aG	 offs	 x10- 	10` 4 	 10-2 x10-2
 X10-	x10-
W) (wk)	 (M)	 (V)	 Sidel. Side2' yidQ1 Side2 S.l.dctl Side2	 Serial Number
.9 -.03 -.01 -.01 -42 -36 7 -10 2 2 1 -Control
A -.02 `.05 0 -22 =24 -7	 ! -16 3 2 2 - Control.
j	 9 .025 .03 -.
/
00,5 -32 -30 0 -13 2.5 2 Average
,9 . 1 .01 .05 0 -65 -46 q{M18 8 2 0 3
-6.0 .03 .03 1	 .01 2 -47 -4 1 25 24 if
16. .06 .07 .01 -342 -348 4 z 65 60
r9 .51 .02 .03 11.0 -39 34 23 121 23 7
-1 .7 .03 .01 .01 74 52 -15 -4 13 13 8
''L.3 .24 0 .02 33 5 6 1 1 2 9
-"i?0.8 -.01 .08 0 -311 --253 --8 6 167 62 11
-'.9 .39 .03 .02 121 59 -1: -2 27 24 12
75.8 .65 .01 .03 128 52 40 22 4 5 13'
0 .,11 0 .02 69 45 10 7 1 1 14
0 .06 -.01 .01 44 19 22 4 - 1 2 15
-9.4 .1.9 .03 0 -117 -109 1 -5 25 22 16
2.2 .09 .01 .01 7 3 -8 -2 -7 -8 1	 17
-5.3 .08 .02 0 117 74 3 7 19 19
-4.9  .06 .02 .01 49 22 -1 5 13 1.3 19,
20.2 .10 .07 .02 972 338 --2 -4 -71 -67 20
15.0 .12 _ .01 .02 35 26 -10 12 -12 -10 21
1.7 1.03 .01 .05	 1124 69 0 8 10 12 22'
4.4 .02 -.02 .01 -3.5 --57	 1 0 4 -11 -3.2	 1 41
3.0 0.20 .01 `.015 22 -6 2.8 4.9 11 10 Average
20.1 0.27 .03 .013 158 138 15 7.8	 1 29 27 Standard Deviation
2.1 .2 .04 .02 54` 24 2.8 17.9 8.5 8 Average-Control
2.6
1 13
1.8 2.2 0.5 0.6 0.3 5.6 36 - - Percent Change
80 1.8 4.1 8500' 8500 50 50 9961 99961 I	 Typical. vatl,e
TABLE IV-17b MEASUREMENT DELTAS. PRE & POST 4000 IIR TJFE TEST. (d25 oC _ 85101
'oil)	 ain	 ai.ao 	 ois	 E	 CT.E	 170°C
IRD	 DDC	 DDS	 -foe	 1.0 4 x10'4	 10-2 .x10-2 X10""	 10-6
(MV)	 tnV)
61A)
	
(M)	 (mA)	 (V)	 lidol `1.de2 'idol Side2 8idol 8ido2 	 Serial Number
.9 .03 -0.1 x-0.1 -42 -36 7 -10 2 2 1 - C00tro
.9 .02 - .05 0 -r22 --2 ji -7 -16 3 2 2 - Control
.9 .025 -.03 -.0051-32 -^0 0 -1.3 2.5 2 Average
-5.3 0 .02 .01 -65 -54 -2 7 28 28 24
-.9 .13 .01 .02 93 49 47 3 0 0 26
-5.1 .25 .02 .01 118 6q 51 -18 8 io 27
-4.2 .14 .03 .03 Sri 1; 8 6
^	 _
22 21 25
-6.6 . .47 .04 .0 1 29
-.4 o 0
.04 .01 -.01 59 21 20 -5 6 -91 30
-9. 0 . 01 . 02 x» .02 46 -18 44 --27 24 23 32
L4 . 10 .01 .02 19 4 127 -3 6 10 12 33
-8T1 08 .03 .02 47 26 7.9 1,0 25 41--] 34
-3.7 .07 0 ^.01 59 54 -11 -3 15 12 35
-1.3 .14 .01 .03 79 29 30 7 4 3 36
3.8 .26 0 .02_ 41 5 0- -6 7 8 37
4.1 .41 0 .02 65 8 $1 49 8 9 38
-1.0 .18 0 .02 53 25 11 5 14 15 39
-10.6 .06 .05 .02 169 181 39 1 60 59 40
--10.5 -.10 .03 --.02 1.43 1.24 0 6 23 22 47
2 .06 .03 - .03 326 266 90 29., 28 22 48_
-1.9 .08 101 .0.1 162 103 -1 9 •-7 -5 49
-16.9 1.41 .06 -.01 291 38 34 38 54
.1 .76 .01 ' .03 42 126 0 7 11 9
-3.3 .23 .017 .01 107 64 15 4, 4 18 13 Avera ,a Delta
6.4 34 .020 .02 93 75 34 15 15 29	 1 Standard Deviation
-4.2 .25 .05 .01 139 94 1.S 17.4 15.-5 11 Average -Control
-5.2 1.9 1 2.8 0.2 1	 1.6 1.1 30 35 - .. Percent Change
80 13 1 1.8 4.1 18500 18500 150 50
.
9996lq 9996lq Typical Value
(nA)
IRD
(M)
IDDC
(MA)
4SFY
r"i
GAIN	 GAIN	 OIS	 OIS	 CTE
10 4	10-4 X10-2 X10-2 10-6
SIDE2 IDE1 SIDE2 SIDE1 SI,DE2
CTE
10-6
12. 9 1.41 .06 .04 326 266 90 49 3 8 54 MAXIMUN POSITIVE
16 11 3 1 3.8 3.1 180 98 - - PERCENT CHANGE
- 15.9 -.10 -.03 -.03 -65 -54 -51 -27 -7 -91 MAXIMUN NEGATIVE;
21 .08 1.7 0.7 1	 0.7 . 06 1	 1Q0 1	 54 - - PERCENT CHANGE
80 13 1.8 4.1 1	 .85 .85 1	 .50 1	 .50 9996' . 999610 TYPICAL VALUE
W)
RD
(M)
1DDC
(M)
DDS
(V)
^fse '
Sider
ain
x10"
Side
an n 	 op	 o
C'Ix10" 1 ^c10` ` x10`	 x10
del W42 side	 Side
x10
75.8 1.03 .08 .05 372 338 40 23 67 U Maximum positive
95 1 7.9 4.4 1.2 4.4 4.0 80 46 - - 'Percent Change
-20.811 -0.01-0.07 0 -342 -348 -18 --,S -71 -67 Maximum Negative
-26 0' 3.9 0 -4._0 x•4,1 -36 .=1.0 .» Percent Change
80 13 11.8 4. 1 .85 .8S .50 .50 99961 J996,1 Typical Value
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TABLE IV-18b MAXIMUN SHIRTS 170 °C GROUP 85101
40	 *^ F. .4 AA
.4 V4 0 n
a
Ok
00
Apt
n
at
30
In fn In Is AA ow A	 Al 0
	 V^ dijo N a N In 4 ry	 t3 ^*	 a i"
P-k #IN
Al
1% IV F. .0	 m
C,% M 0 m a 6A a On a V #-
0 n no "') 0 1) n 0 a `3
In. 0 09
oron""Manoo
1	 4	 0	 4	 *	 6	 0	 0	 a	 0
I
I; a
0
*P ^v kv ^q I'* ^f *9 It It -F 00
C" 0 0 n
N m
	 m m P^ m N WV 61 M 0 M W F% M.* F^ P. M
34 '14 C" tm,%l 0" -,C^ "4	 ^,A (v lvml A r, *1
m 414 M A M M M M	 01 V" m T3
lu
01 n 13
 11 m "I n 13
 *1 13 N a	 n n "I f, n "s
in n 0% ^ n 1^
 -9 4%
it if
fw,
w A f. w N
Ard es
4
oo ^* " W 8 .4.4	 v4 $.q
120
CS/N 22 is given in Table TV-19b. The clock current on this device
is the -highest on any of the 50 devices tested. This was about 36
01A. The ,  of 1.03 mA is a 2.9% shift. This device does have
a short 'between transfer electrodes and this will contribute to the
instabilities» The cause: for the high current will be discussed in
the failure	 section.
S/N 29 is given in Table '1V-19c• The instability of the gain is
envident. This is not a continual degradation but rather
fluct"t+es with time.
S/N 50, Table IV-19dp also exhibits instability with operating life.
The transfer efficiency doer not show degradation with time as
postulated. There is a slight increase on most parts. The largest
change seen was a -91 x 10-6 on serial number 30. This was a
change from .999660 to •999569• This represents a change of about
0.3 volts on the V'3 reading.
Tables TV--20 and V-21 contain statistics on each of the parameters
measured except for input leakage current. Table IV-20 covers the
parameters at +25 0C, -25 0C, and +55 0C at initial characterization.
The seven devices which had shift register shorts were not used for
the clock current statistics. The largest variation seen within a
parameter is the noise measurement. This variation was discussed
previously. The gain is also seen to vary about 25% from min to
max. This is due to manufacturing differences. Table IV-21 covers
the same parameters following the life test. These: include the
170 0C life test - and the 185 0C life test. There is very little
difference between the pre and post life test statistics.
The conclusion reached from this data analysis is that there is
little change with operating life on surface channel CCDs. The
larger changes seen are on parts that fluctuate during the testing
rather than changed that would indicate a temperature accelerated
shift in one direction.
J. Failure Analysis
A summary of all the 85101 failures which occurred during the
course of this testing is given in Table IV-22. Failure analya*is
was performed on these and is discussed below.
Serial numbers 5 and 25 failed due to leakage on pin 22 at initial'
electrical test.
Serial number 23 was removed from test following the 160 hour, 5500
burn-in. The gain was very erratic at the different measurement
points.
Serial number '31 was removed from test -following the 160 hour, 550E
burn-in. This device had an increase in clock current of 20-mA.
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Serial number 10 was removed from life test following 1000 hours at
18500. leakage current on pin 15 had .increased to 48 microamps.
Serial numbers 38, 39, and 42 were analyzed following the life test
to determine the cause for the higher clock current levels on 7 of
the 50 devices on this study.
The failure Analysis reports were written as they were performed
and include the history, the cause of the failure, the conclusions
and the teat method and disclosure.
The five failure analysis reports follow:
1.	 85101, SIN 5
llistory; fart failed initial, leakage measurement on pin 22.	 ix
This pin measured 109 microampap which is the current,
I
t	 limitation of the test tool,
I Cause:	 Cause of the leakage current was a dielectric	 {
i	 breakdown which caused a short between the polysilicon gate
i	 and the silicon.
l •	handling. This arikely an electrostatic discharge during
The cause of the gdielect 8 c breakdown was most
was fully functional as received except that it. could not be
synchronized with other devices since the sync input was
l shorted to ground. It is likely that this part was damaged
prior to receipt at MMC but is was not detected to be a
failure since the parametrics on it were acceptable.
i
Test Method and Disclosure: Pin to pin electrical measurement
found pill (sync input) to be shorted to pin 2 (chock
ground). This was a resistive short of 1 1 000 ohms. The input
structure is as shown in Figure IV-59 and in the photograph in.
Figure 1'V-60.	 A, portion of the glass passivation was
chemically removed using hydrofluoric acid fumes. The part
was mechanically probed and the failure reverifiled. 	 The
metallization was mechanically scribed open and the failure
was isolated to transistor Q1. 	 This is shown in Figure	 j
IVY-61. The aluminum metallization was chemically removed over
the polysilicon gate and the short was therefore isolated to
be between the polysilicon and the silicon. The part was
examined in the Scanning Electron. Microscope and the failure
site was documented (Figures IV-62 and IV-63). This occurs at
the oxide step into the thin oxide region for the transistor.
This is the typical location and appearance for an
electrostatic discharge overstress.
4
i
a"
4
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C L0C K
CIRCUITRY
Q1
PIN 2
(CLK CND)
PIN 22
(SYNC
YIN 11
(SIGNAL GND)
Figure IV-59 Schematic, Sync Input Circuit, 85101
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a.
Figure IV-60 Sync Input Photograph, S/N 5, 85101; X400
IF
!figure 1V-61 Sync Input Photograph, S/N 5, 85101,
Failure Isolated; X460
130
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OF POOR QUI M ATY
Figure IV-62 SEM Micrograph, Failure Site at Arrow, 85101; X6000
Fruit l\-O	 ;EM
	 cite at Arrow, 85101; X15,000
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MOM
2. R5101 0 SIN 25
History #. Part- failed initial leakage measurement on pin 22.
This pin measured 1.5 microamps at the 11 volt measurement
point of the leakage test tool,.
Cause: Cause of the leakage current was dielectric broakdown
which caused a short between the gate and the silicon.
Conclusion: The cause of the dielectric breakdown was most
likely an electostatic discharge during handling. This. ie an
identical failure mode to that seen on serial number 5 except
that it is not as severe. Again it is likely that this part
was damaged prior to receipt at MMC
Test Method and Disclosure: Pin to pin electrical measurement
found pin 22 (sync input) to have 350 nanoamp's leakage current
at ten volts to pin 2 (clock ground). This part was examined
on the light microscope and then a portion of the glass
passivation was chemically removed. Due to the low leakage
involved an attempt was made to view the failure site
utilizing the Electron Beam Induced Current (EBIC) mode an the
SEM. No site could be identifed. The input transistor was
then mechanically isolated and the gate probed. This
transistor was identified as Ql in the analysis on serial
number 5. The 350 nanoamps of leakage current was still
present with the transistor completely isolated. SFM
examination of the polysil con gate could not find the
location of the failure site.
3. 85101, S/N 23
History: S/N 23 was removed from the test program following
the 160 hour, 55 OC turn-in. The gain on side i was very
erratic. The following values were measured for this gain.
initial - .56, post environmental screen test - .65, post 160
hour burn-in - .58, at time of analysis = .67.
Cause: The cause for the shift in the gain was a shift in the
low level output voltage used to calculated the gain. This
voltage shifted from 1.87 to 2.01. The upper voltage stayed
at about 2.55.
Conclusion: The operating range on this device was narrower
than on most of the other 'circuits. This lead to a nonlinear
and very temperature sensitive- output voltage level for the
low level. This caused the gain to be erratic. The operating
range is affected by many manufacturing parameters and the
fact that this part is different does not mean that it is a
failure ?but only that there was a variation in its
construct`Won.
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Test Method and Disclosures Pin-to-pin electricals found no
leakage currents. It ws!^ then operated in the test tool and
the low level output used in calculating the gain was found to
be erratic and very temperature sensitive.
The input voltage was varied and the output level measured.
SIN 39 was used as a control. These values are given in Table
IV-23.
TABLE IV-23 ELECTRICAL CHARACTERISTICS, R510 1
VIN $.7
	
5.$	 5.2	 5.1	 5.0	 4.9	 4.8
S IN 23
SIN 39 1
1.94
	
1.94	 1.94	 2.00	 2.07	 2.14	 2.20
VOUT
1.42	 1.56	 1.78	 1.86	 1.94	 2.02	 2.09
This shows that the lowest level the output can go to is 1.94
on SIN 23.
The part was opened and examined on the microscope with no
apparent problems noted.
4.	 R5101, SIN 31
History: Serial Number 31 was removed from test following the
	 'f
`- 160 hour! 55 degree C burn=in. There was an increase in the
clock current from 14 mA to 34 mA. The current measured
immediately prior to the failure analysis We 29 mA.
Cause: The cause of the increase in the clock current was a
layer to layer short between the $3 and 02 clocks.
Conclusion:	 There was contamination present on the die
surface which occurred during the manufacture of the part
M following the deposition of the first polysil.con layer and
before the second polysil.con layer. Due to the in creased
surfacerelief and the location. of this particle, the
insulating oxide layer did not provide adequate electrical
isolation between the two layers. A. sight decrease in the
transfer efficiency from . 99976 to .99969 on side 1 and from
.99977 to .99972 on side 2 was caused by this -short. This and 	 !
the increased clock current were the only parameters affected
by this short. Additional analysis will be performed on the
other 7 devices which exhibited -high current during this
	 I
testing. These parts did not shift during the course of the
program but the high current is likely indicative of a similar
type of condition.
Test Method and disclosure: Electrical Measurement using the
test tool verified the high clock current. It was determined
that this high current could be produced by setting the sync
input, the clock input, the substrate and clock ground at
133
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ground and taking, VDDC high. This DC configuration would
allow the part to be more easily probed to iro late the
failure. Utlilizing the schematic developed during the
construction analysis several points Within the circuit were
probed, No abnormal readings were noted. Voltage drop
measurements were then taken along the VDDC metallization to
follow the current flog into the device. The 03 output
transistor was found to be drawing the high 'currento This
indicated that there was a short in the shift register
E
	
	
section. The voltage levels on the output of 03 were then	 rf
measured. The high level was 3.0 volts and the lov level was
0.47 volts. It appeared that the output was supplying current
	 {
when the output level, was high and was sinking current when
the output was low. Measurements between 03 and the other
three clocks found a resistive path of about 200 ohms to $2.
A control part was opened and probed at this point to verify	 '!
'	 that this condition should not exist. 03 to the other three
gates measured open as expected. Voltage drop measurements	 {,`
4
	
	 were then made along the 03 metallization to find the point at
which the high current flog stopped. This point will be
apparent when the voltage drop between two adjacent points	 s
goes to zero. This point was isolated to be in the third
column of the shift register and the most likely site was
photographed and is shown in Figure IV-64. Further probing
was performed at this time and the failure site was verified	 l
to be between the two probe marks seen in the SEM micrograph
in Figure IV-65. The short is between the bottom layer
palysil con which is connected to the center metallization
p stripe and the. overlying polysilcon which is connected, to the
metallization on the right hand side. This area includes two
electrode pairs. Examination of these two electrode pairs
found the site shown in Figures IV-66 and IV-67.	 This
contamination occurred during the manufacturing process
following the first polysilicon deposition and created a weak
point in the oxide isolating the two polysilicon layers.
5.	 R5101 9 SIN 10
History: Serial Number 10 was removed from the 185 0C life
test group following 1000 hours of test. Pin 15 measured 48
uA at this time. In addition to SIN 10; serial numbers 8 9 13
21,, 37, 38, and 48' were analyzed at the end of the life test
for leakage conditions.-
Cause; The cause of the leakage was junction degradation on
the input protect network.
Conclusion: The current leakage developed due to the high
temperature reverse bias operation of the input protect
transistor. The pins that were found to develop leakage
current were those which were physically closest to the output
amplifier. This area would be at the highest temperature on
the chip due to the power dissipation in the amplifier. The
increased die temperature would increase, the 'leakage .currents
in that area. This increase in leakage would then enhance any
current generation sites along the junction.
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F'igu ► c IV-64 Fallure Site M otograph, S/N 31, 85101; X500
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Figure IV-6'	 tit:M idicrograph, Failure Site, S/N 31, 85101; X770
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Figure 1V-67 SEM Micrograph, Failure ,)ite, S/N 31, t6l01; X65UU
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i`	 Test Method and Diealosure-	 Serial number 10 was analyzed
r
	
	 first. Pine 13p 14p and 15 were found to be leaky to pin 11
The input structure is show y. in Figure IV-68. Fin 13 is
identical: to pin 14 except that it goes to the upper
transistor in the Figure The package was opened and the die
was examined. No anomalies were noted. The input circuitry
was documented, and in shown in the photograph in Figure
IV-69. Input pins 14 and 15 and the signal ground
metallization going to pin 11 are labeled. The metallization
was mechanically scribed open to isolate the input protect
circuitry from the gate and from the signal ground
metallization (Figure IV-70)«	 The leakage current was
k	 isolated to the input protect circuitry.	 The remaining	 a=
metallization was then stripped to isolate the input protect
	
x
gate from the input protect source. Mechanical probing found	 p
no leakage to the transistor gate.	 The above analysis
isolated theleakage to be related to the junctions on the
input protect network. Work was then	 tPu
 P	 performed on serial
numbers 9, 1.3, 21, 37, 38 0 and 48.'
i
	
	 Table IV-24 lists the leakage currents measured on pins 10,
13, 14 and 15 on these units. Electrical measurement on pins
2, Sp 21 and 22 found no leakage.
6
The following voltage Levels were on these pins during
	 l
burrs-ins	 3--"Vp 4-5V, 10-3V, 13-9V i 14-9V, 15-3V, 21-5VAC,
2-0
-5VAC.	 There is no apparent relationship between the
leakage current and the voltage stree)s. The 4 pins which had
the leakage current were all along; one s:de of the I.C. chip
with pin 15 tieing physically closest to the output amplifier
and pin 10 being the furthest away. This appears to be a
contributing factor to the leakage.
The Leakage current on two devices was characterized with
temperature. A control unit was measured up to 1800  and the
leakage current was found to double for approximately every
10 C increase. This part measured 104 nA at 180 0C. 61M 8 was
measured up to 70 0C.o
 The leakage on it also doubled for
approximately every 100C increase. This reached 160 nA at
70 oC. The indication from this is that the leakage of the
failures is related to junction leakage.
{
The conclusion is then reached that the leakage is temperature
induced junction leakage.
r	 6.	 R5101, SIN 38 t 39, And 42
]37
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Figure IV-68 Schematic, Input Circuit, 'R5101
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Fiwirc IV-09 Input Protrct t ircuitry for fins 14 and 1' ► ; X200
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k
I	 ure IV-70 S^I.I►e. as Pi ► otograph 69, with Circuitry Isolated; X200
r
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TABLE IV-24
	
LEAKAGME CURRENT DATA, Failure ANALYSTS, 85101
sj
SERIAL NUMBER 8 13 21	 37 38 48
PIN
10 0 7 3	 4 0 90
13 2 '300 200	 100 25 3
14 3 1400 1200	 15 35 2
1i 4 1400 300	 45 50 40
ALL MEASUREMENTS IN NANOAMPRRES
i
9
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History: The clock current level on 43 of the 50 Reticon
R5101 devices was 13 + 1 mA The other 7 devices had clock
currents as shown below.
	
SIN	 fDDC (.A)
	
7	 31
	
13	 30
	
22	 36
	
37	 21
	
38	 34
	
39	 30
	
42	 33
` The cause for this higher current level was analyzed by taking
' measurements	 on	 SIN	 7,	 22	 38voltage	 level	 ,	 ,	 49	 and	 42.
Serial	 numbers	 38 t	39
	
and -42 were
	
then
	 chosen	 for
	
failure
analysis.
Cause:	 The	 higher	 current	 levels	 were	 due	 to	 incomplete
F etching	 of	 the	 lower	 poylsilicon layer	 which	 created	 shorts
r; between the 01 and 03 electrodes.
Conclusions	 The lower level polysilicon is etched to form an
interdigitated	 pattern with	 the	 "fingers" going	 to	 one
	
side
being attached to 01 and the "fingers" going to the other side
fry being attached	 to 03.	 When the polysilicon is not completely
etched	 a	 short	 results	 between	 these	 two	 gates.	 These	 were
found	 to be	 typically about 500 ohms. 	 The circuit operation
did	 not
	 seem	 to	 be	 parametrically	 degraded	 due	 to - this
condition,	 except
	 for	 a	 reduction	 in	 bandwidth.	 These
circuits had bandwidth	 that	 ranged from 50-140 KHz while	 the
r other parts were typically 160 KHz.
r Test Method and Disclosure:
	
Measurement of the 03 out signal
on devices which had the higher current flow 	 found	 the high
level to be about one volt below normal and the low level 	 to
t be	 about	 one	 half	 of	 a	 volt	 above- normal.- 	 This	 condition
existed on the five circuits measured,. SIN 7p 	 22,	 38 9	39 and
. 42.
Mechanical
	 probing	 of 03 on SIN 38 and 42 Found both	 to be
a f shorted	 to	 01.	 Voltage	 drop	 measurements	 along	 the	 X11
metallization allowed the failure sites to be, located.
The	 photograph	 in Figure IV-71	 is	 of	 the
	
short	 on	 SIN	 38.'
This shorts the two 01 electrodes to the 03 electrode between
-
them.
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Figure 1V-71 SEM Micrograph, Failure Site, S/N 38, 10101; X1400
Figure IV-72 SEM Micrograph, Failure Site, S/N 42, K5101; X1000
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The	 photograph	 in Figure	 IV-72
	
is of
	
the
	
short on SIN 42.
This produces	 the same type of short as on SIN 38.	 The 03
electrode coming	 from the right hand side does not terminate
like	 the	 gates above
	
and	 below	 it.	 It	 is	 continuous	 and
connects 03 °,o 01,
SIN 39 was	 opened and a	 small, drop of temperature	 sensitive
nematc liquid crystal was placed on the surface. 	 Power was
then
	 applied	 to	 the
	
device
	 using	 a-	 curve	 tracer	 and	 the
failure
	 site	 was	 observed	 (Figure
	
IV-73).	 The	 change	 in.
alignment of the liquid crystals allows the current path to be
visible.	 Figure	 IV-74 shows	 this same	 area	 with
	 the	 liquid
crystal
	 removed.	 The
	
current
	
flowed	 from 01	 to 133 via	 the
polysilicon connecting the two in the middle.
.t
All
	
three	 failure	 modes	 were identical
	 And	 were
	
due	 to	 a
masking or etching defect.
K.	 Conclusions and Recommendations i
This section will address the objectives established for this study }
and provide a summary of the results.
1.	 Design Strengths and Weaknesses a+
i
The R5101 has	 an on-chip clock generator and driver circuit.'
This	 eliminates	 taming	 difficulty	 associated	 with	 external
phase clocks.
	 The voltage level required is only 5 volts for
the	 square	 wave	 clock	 input.	 This	 is	 in	 contrast
	
to	 13-15
volt clocks required on the CCD321A.
With an on-chip generator	 the	 phase relationship between the l
clock input and the four clock drivers has 	 to be established
by a separate sync clock input. 	 This requires the development
of the proper	 timing for this input if synchronous operation a
is required. k	 i
The R5101 has two output signals, however, one is only delayed
one-half of a sample	 time	 from the other and	 is	 identical in
magnuitude.	 These two signals can be summed by using an adder
circuit.;	 This	 does	 not	 change	 the	 available	 bandwidth ;=
capability since the sampling frequency is set by $2•
The transfer function on the 85101 produces a low output for a
high input and vice-versa.	 This may cause some confusion for
..	 the user.
The R5101 is manufactured utilizing the surface channel charge
coupled	 device	 technology.	 The	 transfer	 efficiency	 and
bandwidth were found to be lower for this technology than for
the Buried Channel CCD.	 The transfer efficiency is still very
high	 and	 is	 not	 likely	 to	 create	 a	 problem	 for	 most
applications.	 The bandwidth was on the order of 160 KHz
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Figure IV-73 Failure Isolation l'sing Liquid Crystal s ; X200
S /N 39
Figure IV-74 Failure Site Photograph, S/N 39, h5101; X500
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2. Failure Modes
The 85101 utilizes VS structures and therefore require
special handling relative to electrostatic sensitive parts.
Two devices were received with damaged gates on the sync
input# It is likely that this input is not properly tested_
prior' to shipping of the parts since it is not required to
test functionality, An input leakage test should be performed
by the vendor or at incoming test.
Current paths between the two polysilicon layers and between
adjacent electrodes in the same layer are also a prominent
failure mode. Two conditions were found to cause this on
these parts. One part bad a large 'increase in chock current
due to a particle within the shift register section which
resulted 'in a current path between two clock electrodes, one a
polyl electrode and the other a poly2 electrode. Incomplete
etching of the first polysilicon layer created high current
conditions on 7 devices due to current, paths between the 01
and 03 clocks.	 These parts can be detected by their.
abnormally high clock current or their low bandwidth. The
remainder of the parameters showed little difference.
Several devices developed low level leakage on the input
protect structure with operating "life. This is not considered
to be a reliability concern as it is unlikely to cause device
failure with normal operating life.
3. Parametric, Measurements
G
The manufacturers data sheet consists primarily of a list of
operating conditions at this tune.	 The only performance	 #`
parameters listed are clock current and gain. The following
	
i
parametric measurements would have adequately screened the f
defective and marginal parts received and are therefore
recommended for use in future procurement:
at Device Power	 A high reading of clock current indicates
a probable short within the clock circuitry or the shift
register electrodes from Table IV-20 it is recommended
that this value be 15 mA et 25 OC under the test
conditions specified therein. This value is about 5.4
standard deviations above the mean value of 13.12 mA in
Table: IV-20. Thus indicating the probability of
rejecting a good part is extremely low, less than
.00001Z. All "bad" parts 'would be rejected and were much
greater than 15 mA.
b.
	
	 Input Gate Leakage — Leakage to a MOS input indicates a
degraded structure. All good parts tested was less than
0.1 mic.roamps at 2,5PC.
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c. Operating Point - This teat would verify that the device
wi11 sork with the input range required. This can be
performed by monitoring the output waveform resulting
from a low frequency sine wave input:. The good devices
which successfully performed under high stress test
passed an initial test of 1.0 volts peak" to peak
operating around a 4.5 volt d.c. input, (VIC • 3 OV)
d. Gain	 This parameter should be measured in conjunction
with the operating point.	 It is recommended that a
minimum value of 0.5 be specified with an input per Para.
c above.	 Again, this value is about 5.4 standard
deviations from the side 1 mean value of Table W-20.
(Side 2 is 6.4 standard deviations.)
e. Bandwidth - The bandwidth, or a test to verify the
functionality of the device at the desired operating
frequency should be performed. This type of test is a
necessity since the remainder of the parameters could be
acceptable but due to manufacturing variations some of
the parts may not work at higher frequencies. The
manufacturer's specification of 12.5% of the sampling
frequency should be used. At a 1 MHz sampling frequencyp
good ,parts will have a bandwidth greater than 125 KHz.
Burn-In Circit
The burn-in circuit utilized for this study provides dynamic
operation of these circuits. A simpler circuit will be
adequate. This would consist of the circuit of Figure IV-58
except the sync input timing is not required.
5. Changes to Upgrade Reliability
These circuits are very temperature sensitive and operate in a
limited temperature range. The parts operate very reliably in
the range of -25'OC to +55 OC when screened as recommended
herein.	 These limitations are inherent in the devices,
themselves and no recommendations can be wade at this time to
improve performance in this respect. However, thesS parts are
not damaged by operation at temperatures up to 125 C and even
greater. Additional characterization to determine performance
parameters and operating limitations at higher temperature
will yield data which may be useful in specific applications.
6. Screening Recommendations
The electrical screening should be as discussed in, para. 3
above Environmental screening was performed per MIL-STD-883,
Method 5004. The results of the life test indicates that this
was adequate to provide reliable devises. The parts do not
4.
degrade due to exposure to temperature extremes of -65 oC to
+150 OC. The 160 hour burn-in was performed at 55 OC. No
maximum operating
	 temperature was	 specified	 in the
manufacturer's data sheet. 55 0C was utilized since this was
the maximum temperature specified for the CCD321A and this was
the temperature used for the 160 hour burn-in on that device.
The result of this study indicate that this can be increased
to the 12PC level specified in Method 1015.
7. Application and Deratitig Guidelines
The t5101 is an analog delay line intended for audio
signal-delay applications. Some of these applications were
discussed in the introduction. New applications are being
developed as the y
 technology progresses.
There was no evidence that device- derating- is required. The
outputs were oPerated for the 4000 hour life test at 2000 ohm
loading with no adverse effects.
8. Degradation of Charge Transfer Efficiency with High
Temperature Operation
There was no evidence of a decrease in the transfer efficiency
with operation at up to 185 0C. These parts are limited to
operating temperatures well below this point so this mechanism
is not expected to be a factor in the operation of these
circuits.
FAIRCHILD CCD321A-2
A.
	 Physical Construction
The CCO321A-2 is a buried thannel CCD- The following section will
discuss its construction. This will include physical dimensions
and type of package, residual gas analysis, C-V curves, circuit
schematics, microsections, and examination of the individual layers
on the die.
1	 Package
The CCD321A-2 is in a lb pin ceramic dual-in-line package
(Figure V-0. This is a mule layer side braze construction
with a braze sealed metal lid. Pin 1 is marked by a B on top
of the ceramic. The metal, lid is etectricAlly connected to
Pin 8, Vss. There are 8 leads on each side of this package
at 0.1 inch spacings. The package width is 0.3 inches. The
serial number was placed on the package to keep device
identity during'the course of the testing.
2.	 Residual Gas Analysis
The RGA was performed as discussed in the 85101 section. The
CCD321A-2 package is smaller than the Reticon package with an
internal volume of approximately 0.05cc. This is an adequate
quantity of gas to do an analysis and created a pressure rise
of 125 microns within the puncture tool.
The table below lists the gases detected and their mole
percentages
Gas	 SIN 17	 SIN 0
Nitrogen N2
	99.20	 99.35
Oxygen 02
	.50	 .17
Water H2O	 G01	 <.01
i
r	
Carbon Dioxide CO2,	 .16	 _ .37
Methane CH4
	 .04-	 .07
Argon Ar	 .03	 .03
This is an acceptable gas ambient and does not represent a
reliability concern for this device.
PREE mr;s PAGE BLANK NOT FIhMF
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3.	 Capacitanc e Versus Voltage Plots
The physics of the analysis of C-V curves was covered in the
8.5101 section and will not be repeated here. on the CCD321A
the C-V plots were taaUan between pins 3 and S and puler 12 and
13. This Was performed can serial numbers 8 and 45. Pin 3;
VTs Pin 5 = OS4 p Pin 12 0 VR3 # and Pin 13 - Vt
These pin combina+txonc allowed for C-V plots to be made
without the need for mechanical probing of the chip. dgA_
and VR are gates and VIA and VIs ari contacts to n-type
material beneath these gate".
The shift in the transition point ranged, from 0.15 volts to
0.6 volts
	
The thickness of the oxide, in this area was
estimated to be approximately 800 Angstroms. The range of
values for Qo/q is shown in the following equations:
AV-0.15 to 0.6
AV
0
Q o Avero
i
p	 q /q 7 	, 	
.
Q	 (3_ 	 9.) (6.86 x 1.0 F/cm)`	 C.
°
A
0	 800 x 10 8cm
Co s	 4.32 x 10-$
QO (. 15) (4.32 x 10-8 F)
min---, lt7M	 1^	 = 4 x 10
1.0-q 1.6 x	 coulombs
Qo (.60) (4. 32 x 108')
max ---- 9S	 19  	 1.6 X 101
1.6 x 10-	 coulombsq
Those values are in an acceptable range of mobile ion charge
density.	 The readings
	
are shown in Table V-1 and the carves
are drawn in Figures V-2 thru V-3.	 The parts were biased at
15 volts	 and heated to 3000C for 10 minutes.	 They were theta
allowed to cool dawn under bias	 and	 the C-V readings	 taken.
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Figure V-2 C-V Plots, S/N 8, Pine 3-5, CCD321A
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They were then annealed %• 300 0C for 10 minutes without bias
and the final readings taken. From 61t Figures it is evident
that the transition pcint for the pin 3-5 measurement is
different than that for the pin 12-13 measurement. This is
the work function difference between the two polysilicon
layers.	 Pin 5 is connected to the polyl layer and pin 12 is
connected to the poly2 layer. There is approximately three
volts difference in this flatband voltage and this provides
the directionality associated with charge movement in the
channel as will be discussed in the following section.
4.	 Schematic
The CCD321A is a 455/910 bit analog shift register. It
contains two separate 455-hit shift registers which can be
connected in series to form a single 910-bit shift register.
A functional schematic from the Fairchild data sheet is shown
in Figure V-6.	 This shows the two separate shift registers
and output amplifiers. 	 The analog inputs V IA and V IB are
on the input to the channels, followed by the sampling gate
OSA and ASB, the reference gate VRA and VRB and then
the bhift register channel. V 2
 is a DC voltage which goes
to alternating pairs of gates in each channel and O IA and
OIB go to the other alternating pairs of gates. 	 The output
amplifier for both sides is identical. The sections will be
covered in detail and their physical location and structure
discussed.
An overall die photograph is shown in Figure 1'-7. 	 The shi ft
register inputs are on the outside edges of the die. The
shift register then traverses back and forth across the .lie
until the output amplifier in the center of the die is reached.
a.	 Input Circuit - The purpose of the input circuit is to
introduce charge into the CCD channel.	 The amount of
charge	 introduced	 is	 linearly	 dependent	 upon	 the
difference between VI and VR.
	
These voltage levels
can vary from 3 to 7 volt.,.	 A schematic representation
of this input is shown in Figure V-8. Since there are
two layers of polysilicon the gates are shown as so l d
lines for the bottom layer, polyl, and as dotted lines
for the top layer, poly2. A cross-section representation
of this is shown in Figure V-9. Below the cross-section
is a representation of the potential wells produced
beneath the gates. A photograph of this area is shown in
Figure V-10.	 At time TI with 01 high, there is charge
present beneath the 01 gate electrodes.	 The cascade
effect is produced by the work function difference of the
polyl and poly2 layers. V2 is at a fixed potential of
about 7.5 volts while dl goes from 0 to 15 volts. This
produces the stair step condition seen with either 01
having the deepest well (T1) or V2 having the deepest
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well (T2).
	 At t ;ise T2 tFe 0a% ,ge wh !.t tas htneath the
pi polyl electrode moves to the area beneath the V2 poly!
electrode. Also at this tiwe /S goes high which allows
the input charge to muve into the area beneath the VR
gate. The aso lrnt of charge which it introauced into the
shift register is then controlled by two voltages. These
voltages control the depth of the well under V R , with a
higher potential producing a deeper well, and tlw- amount
of the reverse bias on the input diode, with a lower
reverse bias s ►ipplying more electrons. In the Figure,
VR is at 6 volts and V 1 is at approx mately 3 volts.
When $S goes low the sample will be locked into the area
under the VR
 electrode_. This is shown at time T3. The
charge will tl• en be transferred into the shift register
when el goes high (T4).
This Figure then shows hcw,r the input signal is sampled
each time EI S is high, and that the el clock with the
fixed V2 electrodes, transfers th-• charge down the shift
reg-ster.
b. Shift Register - The structure of the gates over the
&hift register was shotm in the inpt ► t circuit section.
The V 2
 and el electrode pairs altcrnate the entire
length of the channel. A portion of the shift register
including the corner structure is shown in Figure V-11.
C.
	
	
Output Amplifier - The output amplifier is shown in the
schematic in Figure V-12 and in the photographs in
Figures V-13 and V-14.	 Figure V-13 shows the overall
amplifier section.	 Figure V-1 14 shows the	 interface
between the channel and the output. A cross-sectional
view of the interface between the shift register and
output amplifier is shown in Figure V-15. This shows the
V2, el, V 2
 electrodes which transfers the charge into
the n+ source diffusion of transistor Ql. This diffusion
is precharged whNn el goes high.	 The amplifier section
is more complicated than that of the R5101. Transistors
Q3, Q5, and QIO are resistive components to ground.
Transistors Q6 and Q8 are always biased on and therefore
are series conductors.	 The charge which reaches the
source diffusion of Q1 will decrease the conductivity of
Q2 which lowers the voltage to the gate of Q4. This
decreases the conductivity of Q4 and thus lowers the
voltage level that is tranferred to the gate of Q9 when
OR is high. The output voltage will decrease when the
input voltage decreases and increase when the input
voltage increases. The amount of charge transferred is
inversely related to the input voltage level.
The transistors in this section are depletion mode field
effect transistors.
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Figure V-15 Output Cross Section, typical, CC D321A
Figure V-16 Input Protect Circuitry, CCD321A; 500X
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.1. lnixi[ Protect Circui : - -.+e inputs vl,.ch pr to a single
gate on the chip have an input protect circuit as shown
in the photograph in Figure V-16 aeid in the schematic in
Figure V-17.	 These inputs include VRI OS '
 
and	 .
The other gate inputo are protected as shown in t e
photograph in Figure V-18.	 These inpt,ts include 01 and
V
'.Th y first protect network includes a series
poysiIiicon resistor followed by a diode with the
substrate as the anode. The other inputs only have the
diode.	 'rhe probable reason for this is that due to the
higher capacitance of the multiple • g.4tes a series
resistor would limit the operating frequency of the
device And the higher capacitance makes these inixets less
susceptible to ESD stress.
S.	 Scanning Plectron Microscope Examination
The integrity of the metallization anti the polysilicon were
judged utilizing MIL-STD-8838 Method ?018 its the criteria.
Tlie passivation layer was examined and is shown in Figure
V-19. This is the edge of the opening, for the bonding; pad
with tlit ,
 bottrem right-hand side hy ing exposed aluminum and the
t	 and left-hand side being; covered with passivation. 	 'Phis
passivation waN seen to be quite thin with portions of the
aiuminetn being exposed alting; the t rat: ra. The passivation
covering hillocks altaig the aluminum traces could not be
adequately protected by photoresist an.1 were etched during the
bonding; wi n3ow opening etch.
If there are liarticles present they may hridge between
metalliT.ati,,it stripes and create shorts at
	
these exposed
areas.	 T1ie .ether concern is that the aluminum can now tie
attackers by any corrosive chemical which may he encapsulated
within the package.	 (one failure ..::tiered during the life test
which may 1 ► ave been partly clue to this condition.
Hydrofluoric acid fume: were used to remove the passivation to
alltn.r examination of the metallization.	 A low magnification
view of metallization	 polysilicon at a corner is shown in
Figure V-21 0.	 Metallization coverage in a portion of the
output amplifier is shown in Figure V-21 and for the contacts
to the shift register electrodes	 in Figure V-22.	 The
electrode contact windows were nct ,
 worst case step coves .ig;e
seen	 on	 this	 device.	 Thev	 were	 acceptable	 per	 the
specification. A higher mag;ni fecat ion view of these are shown
tit V-23 and V-24. Figure V-23 is the 01 contacts to
the polyl on the right and the poly2 on the left. Figure V-24
is the V2 contacts to the polvl at the hrtt(xn anti the poly: at
the top.	 The metallization is approximatel y 1 micron thick.
There is not a reliability risk associated with the coverage
on this part.	 11ee :aluminum metallization war then removed
lb8
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Figure V-17 Schematic, Input Protect Circuit, It5101
Figure V-18 Input Protect Circultrv, CCQ321A; 500\
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Fixture V-19 5GM Micrograph, PaSSi%ation Layer, CCU321A;
10000X
Figure	 '0 SEM Micrograph, Corner Structure, 000321A;
340\
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using Transene Aluminum Etchant.	 The oxide	 laver between	 the
Aluminum
	 and	 the	 polysilicon was seen	 to	 be about
	
6,000
Angstroms	 thick	 at	 this	 time. The area	 which was	 shown	 in
Figures	 V-22	 through	 V-24 was again photographed and	 is	 shown
in	 Figure	 V-25.	 The	 oxide layer was	 then	 removed using
hydrofluoric acid Nines and the polysilicon	 layers documented.
Figure V-26 shows t he out [Nit ampl i fier as we 11 as t he
surrounding areas. The poly," layers appear darker in the SEM
micrographs. The interface between the shift register and the
owtput amplifier is shown in Figure V-27. This type of
examination was used to determine which layer of polysilicon
was used for the gates in the amplifier to develop the
sch(•matic.	 An input structure is shown in Figure V-28.	 A
portion of the input protect circuit is visible in the upper
left and then the input gates and shift register.	 Step
coverage over thermal oxide steps for polyl is shown in Figure
V-29 and the poly2 coverage is shown in Figure V-30.	 The
poly2 coverage over the polyl is shown in Figures V-31 and
V-32. As is apparent this coverage is excellent. The
polysilicon layers are 3,000 to 4,000 angstroms thick and the
insulating layer between them appears to be about 1,500 to
2,000 Angstroms thick.	 Two views of the polysilicon at a
corner are show►r in Figures V-11 and V-34.	 Figure V-34 shows
the surface relief in this area.
The	 interconnections to	 the	 poly s i i co► 1 gates are	 shown	 i it
Figure	 V-28.	 The- first	 gate,	 DS, is	 the lower	 level
polysilicon	 (poly p . The	 second	 gate	 is VR and then	 the	 shift
register	 begins.	 The first
	
gate	 in	 the shift register	 is	 a
polyl.	 el	 connection. The	 next	 two	 gates	 are connected	 to
V2.	 The	 first
	
gate in	 this	 and	 each	 pair	 is a	 poly2	 layer.
The
	 next	 pair	 is	 then	 connected	 to	 01. This	 p,rttern	 repeats
along	 the	 entire	 shift register.
The SEM examination of the conducting layers found all to be
acceptable.
6.	 Diffusions and Polysilicon Conductors
This section will discuss the diffusions used on this chip and
will show these diffusions and the polysilicon conductors in
cross-section.
The input protect diode, the input diode, and the out p ► it
amplifier s ►. ►,rce and drain diffusions are produced by an n+
diffusion. The shift register diffusion for the channel is
produced by a shallow diffusion which is likely formed by ion
implantation. An overall view of the chip with the conductor
layers stripped is shown in Figure V-35. This shows the input
protect diodes, the shift register, and the output amplifier.
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Figure V-25 SCM Micrograph, Oxide Layer, CCD321A; 1900\
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Figure V-26 SEM Micrograph, Output Section, CCD321A;
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Figure V-30 SF.M Micrograph, Poly2 Step Coverage, CCD321A;
10000X
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Figure V-31 SEM Micrograph, Vuly-' SLcp t uveiaWU, (,(:D321A;
19000X
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.-32 SEM Micrograph, output Section Poly2 Step
Coverage, CCU321A; 11000X
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Figure V -33 SEM Micrograph, Polysilicon a t Corner, CCD321A;
5 0O
i^
Figure V-34 SEM Micrograph, Polysilicon Step Coverage,
CC D321A; 250OX
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Figure V-36 Input Diffusions, CCD321A; 'jooX
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Tte input to the shift r:Sister snd .:w- infut protect diode
,ere shown in the photgraph in Figure V -36. Me darker area at
the start of the shift registac is the n• diffusion. The
appearance of the shift register corner is shown in Figure
V-37. The interface between the shift register and the output
tmplifier is shown in Figure V -38. Again the darker areas are
the n• diffusions.	 The overall amplifier is shown in Figur•
V-39. A cross-sectional view of the shift register is show,
in Figure V-40. 'Cho shift register channel is the area which
.appears as the higher region between two tubs. This area has
A thin ion-implanted layer which is the lighter colored
material in the channel. This layer is on the order of 2,500
to 3,000 angstromo thick. A portion of the output amplifier
is shown in Figure V-41. Going from left to right on this
photograph are a non-diffused area, it drain diffusion, an
ion-implanted grte region, a source diffusion, and another
ion-implated gate regi on. The drain and source diffusions are
approximtely 1.5 microns deep.
Figures V-42 through V-44 %how the polysilicon layers.	 Figure
V-42 shows the aluminum metallization above the polysilicon
and	 illustrates
	
the	 dielectric	 isolation	 between	 theme
layers. Figure V-43 shows the overlapping polysilicon
structure. The right-hand side of the photograph is the shift
area region and the left -hand side is the region between
channels where the polysilicon is weII above the silicon
surface.	 Figure V-44 shows ore polysilicon layer crossing
over the of her layer. This occurs between adjacent shift
register channels since the direction of charge flow reverses
itself at each corner and therefore the poly) and poly2 layers
that are connected together also have to reverse their order.
B.	 Electrical Characterization - General
The Fairchild CCD321A data nneet is given in the Appendix. 	 These
parts were obtained through a local distributor.
The first group of parts failed due to poor bonds between the gold
interconnect wires and the die. Analysis of these bonds indicated
too low of a temperature during the thermocompression ball bonding
operation. Aluminum ultrasonic bonding was utilized on the second
group of parts, which wr ► 9 obtained at no cost from Fairchild.
The second group of parts had 32 out of 50 devices develop leakage
current during initial electrical and environmental screen tests.
These failures were due to breakdown between the two polysilicon
layers. Fairchild is aware of this problem and should be able to
solve it.
A third group of parts was obtained at no cost and were used for
this study. Failures occurred due to layer-to-layer breakdown,
however, not to they extent seen in the second group.
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Figure V-37 Diffusion at Corner, CCD321A; 50OX
Figure V-38 Shift Register to Output Amplifier Interface
Diffusions, CCD321A; 50OX
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Figure V-39 Output Amplifier Diffusions, CCD321A; 250\
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Figure V-41 Cross Section of Output Amplifier Uiftusion,
CC u321A; IOOOX
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Figure V-42 Cross Section of i'olysili, an Layers, CCU321A;
1000X
Figure V-43 Cross Section of Polysilico n Layers, CCD321A;
1000X
184
Figure V-44 Crops
Section of Polysilicon layers, CCU321A;
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1.	 Operating Parameters
Electrical characterization of each of the three groups of
parts was performed to determine their operating range. They
were operated in the test tool shown in Figure V-45. This
tool was designed specifically to operate the CCD32.1A and
perform the electrical tests to be described in this section.
The voltages 9nd signals required to operate this circuit are
shown in Figure V-45 and in Table V -2.
In Table V-2, the first voltage given is the output drain
voltage, Pin 16.	 This voltage is supplied to the output
amplifier and to the output load. In the test tool with an
emitter follower load the current flow is primarily in the
output amplifier. The current level ranged from about 4 to 7
mA.
The DC transport voltage is typically given as 6 volts. This
level is dependent upon the level of the transport clock
voltage and should be approximately one half of its peak
value. Thif level was set at 6.5 volts in the test tool which
is one half of the clock voltage level. This voltage is
applied to alternate pairs of electrodes along both shift
'register A and B.
The analog reference inputs can vary from approximately 3 to 7
volts.	 Signal	 charge	 injection	 is	 proportional	 to the
difference between the input DC level and this analog
reference input. In the test tool VR, going to pins 4 and 12,
wa g
 set at 5 volts.
The transport clocks, 61A and 81B are typically 13 volts.	 In
the test tool, an open collector output and gate was utilized
to provide this level.
	 The frequency of operation and the
timing are provided by the oscillator and logic gates shown in
Figure V-45. dl is a square wave at 62.5 KHz. This clock is
connected to alternate pairs of gates in the shift register.
A full discussion of the transport clock is given in the
construction analysis section.
The input sampling clock and the output sample and hold clock
are given as typically 13 volts.	 In the test tool these two
clocks are	 connected together.
	 The timing requirements
between dl and OS are given in the data sheet.	 In the test
tool OS an OR go high 2 microseconds after J61 goes low and
then goes low 2 microseconds before J61 returns high.
	 (Figure
V-46). The top trace is dl and the bottom trace is OS. These
traces	 are	 at	 10 volts	 per	 vertical	 division	 and	 5
microseconds per horizontcl division.
16
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TABLE V-2 OPERATING VOLTAGES, 000321t
VOLTAGE
 SYMBOL RANGE
FUNCTION MIN	 I TYP	 MAX
OUTPUT DRAIN VDD 14.5 15.0	 15.5
DC TRANSPORT
V2 6.0 PHASE
ANALOG RF:FERF.NCE VRA, VRB 3-7INPUTS
TRANSPORT CLOCK 01A,	 018 12.0 13.0	 15.0
INPUT SAMPLING OSA, OSB 12.0 13.0	 15.0CLOCK
OUTPUT SAMPLE & ORA, 011 12.0 13.0	 15.0110I.D C LOC K
INPUT DC U.VEL VIA, VIB 3-7
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Figure V-46 01 and 05 Clock Pulses, CCD321A
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The input DC level can range from 7 to 7 volts typically.
There are five positions which can be connected to the input
on the test tool. The function of each of these will be
discussed in the appropriate electrical measurement section.
For initial characterization, position l was used and the
transfer characteristic war. developed. Figure V-47 shows the
transfer characteristic for one device from the first lot,
Date Code 7901, and from the third lot, 1`ate Code 7952. Two
curves are shown for the same device from the D.C. 7912 lot
with VR at 5.0 volts and 6.0 volts. There was some variation
of this transfer characteristic within each lot.	 This is a
function of mariv manufacturing parameters.
The signal outputs on this device are pins l and 15.	 The
emitter follower output provides the output voltage levels as
given in figure V-47.	 The output level is valid when OR is
low. When OR is high the charge oil 	 output gate is reset
and the voltage present at that time is not related to the
analog level from the shift register. 	 To avoid any transient
problems on the test tool the sample times on the sample and
hold circuits occurs when /11 is high.	 This is within the
valid portion of the output voltage.
Two tins on this device, Vtx; and VSS were connected to
ground. These are pins 2 and A respectively.
Table V-3 lists the electrical measurement made on the
CCD321A-2 devices. The temperatures utilized for this testing
were +25 0C, -250C, and +55 C. The high and low temperatures
used are the maximum ratings specified for this part. The
initial electrical characterization was utilized to provide
in-depth information about the performance of these devices.
The objective of the post environmental characterization tests
wa- to determine delta shift information on each device. 	 The
interim electrical tests assured that the devices were
funtional at the specified points in the test and also were
used to obtain additional parametric data for delta shift
Analysis.
2.	 Electrical Parametric Measurements
a.	 Device Power - This is a measure of I DD which comprises
essentially all of the input current to the CCD.
	
This
measurement provides information about the stability of
the output amplifier.	 There are three stages for the
amplifiers on each side of the device and each stage is
internally loaded with currant "pull down" loads.
Depending upon geometry and drain and source diffusions,
the transistor channel resistance will vary somewhat
between devices.	 This will cause a difference in the
current measured for different part y .	 A ch9nge in this
current can be indicative of threshold voltage drift,
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TABLE V-3 ELECTRICAL TESTS, CCD321A
SEQUENCE	 VRE -TEST TYPE
1) INITIAL CHARACTERIZATION	 25, -25 6 55oC 	 FULL
2) POST ENVIRONAII:NTAL SCREEN 250C INTERIM
3) POST 16C 11H BLRN-IN 250C FULI.
-25 6 55 oC INTERIM
4) S -11P STRESS 25oC INTERIM
5) HIGH TEMP L.IFF: TEST @
	 •, 250C INTERIM
8,	 16,	 32,	 64,	 128,	 256,
500, 1000 6 2000 1101TRS
6) POST HIGH TEMP LIFE TEST 250C FULL
7) TDIPERATI TRE CYCLING @ 20,
50, 250, 500 6 1000 CYCLES	 250C	 INTERIM
NOTE: Interim electricnls - Output Drain Current, Gain, Offset Voltage
and Input Leakage Currents.
Full electricals - Interim Electricals plus - Noise,
Transfer Efficiency and Bandwidth.
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,hurting (or leakage current paths) between the two
polysilicon layers, between the polysilicon and
metallization, or between the polysilicon gates down to
the silicon. This current was measured on the test tool
by reading the voltage drop across a 14.7 ohm resistor
and calculating the current flow. A typical value for
this -ending was 0.0882 volts which calculates out as 6
mA.
b. Input Cate Leakage - Input gate leakage is measured on
the leakage current test tool shown in Figure V-48. The
inputs measured were 01A, OSA, VRA, ORA, V2 ORB, OSB,
VRB, and 01B. A constant 11 volts is applied to each of
these inputs through a 100 kohm limiting resistor. The
voltage is then measured across each of these resistors
and recorded.	 Resolution down to .0001 volts was
utilized which provided a current sensitivity of I
nanoamp. This measurement is important to CCDs since one
of the most prominent failure modes is leakage current
between overlapping polysilicon layers. The above
measurement will detect this type of layer to layer short
if one of the layers is connected back to VDD, VCC ►
or VSS
.
 From the information gained through the
construction analysis and failure analysis portions of
this study, additional leakage ,ithL should be measured.
These include any pin cc"binations which are connected to
adjacent	 polysilicon	 gates	 that	 overlap.	 For	 the
CCD321A-2 this includes: ASA to VRA, VRA to OIA, 01A to
V2,	 ASB to VRB, VRB to el B and $1B to V2.	 T1ie failure
analysis section will discuss electrical parametric
shifts which resulted from leakage paths between some of
tfu- above combinations.
C .	 Voltage Offset -
"dark current".
generated minorit
in the N doped
channel	 bias).
measurement since
10 C.
This term describes the buried channel
This current is produced by thermally
y charge in the bulk silicon (electrons
buried channel which is depleted by
This	 is	 a	 temperature	 sensitive
the dark current doubles for every 8 to
In the test tool this measurement was made by setting the
input to position 2, 5 volts, and reading the output
voltage level. The output voltage read is the level
produced with no charge input to the shift register.
The output amplifier schematic was shown in Figure V -12.
With the clock circuits as indicated previously this
output circuit functions in a sample and hold mode. aR
goes high and applies a charge lever to the out put
transistor. The output voltage level with OR high is
related to the feedthrough of this signal and not to an
194
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Ioffset voltage Level. It is not possible in this
configuration to measure the reset level and then
subtract the analog output level from it in order to
measure an offset value that is independent of the output
amplifier characteristics. If OR was held at VA U
 the
output signal would then be a square wave with ME of
its duration equal to the output reset level and the
oche; half related to the charge from the shift
register. This would allow a measurement to be made
which would remove any output amplifier variation from
the value read.
The roadinge taken (An a typical devir^e for Voffset are:
-25 0 x 9.93V, +25 - c - 10.11V t +55 C . 9.99V. These
readings indicate that two conditions on the chip are
changing and they are changing with opposite temperature
coefficients. The dark current level will increase with
temperature which will cause the output level to
decrease. This appear to be the significant factor for
the decrease above 25 C. Below 25 C the output level
also decreases. This is apparently due to a change in
ttte amplifier characteristic with temperature.
Temperature characterxation of th6s phenomena Found the
peak output level to be at about 25 C
d. Voltage Gain The voltage gain is performed_ by measuring
the output voltage level change for a known change in the
input voltage level.
	 In the test tool, readings were
taken with the input switched to po;t ition 5 (3.9V) and
then with the input switched to position G (3.50. Tile
second output level subtracted from the first, divided by
0.4 volts is equal to the gain. A change in the gain
would indicate a change in the input sensitivity, the
transfer efficioncyr or the output amplifier gain. The
input levels were selected by utilizing the
characterization data shown in rigure V-47.
e. Noise Measurement — CCD noise is partially a function of
the magnitude of tite dark current since random noise can
be produced due to the shot noise of the electronic
Charge. It is also affected by input circuit charging
noise $ reset circuit charging noise, output amplifier
noise, and surface And bulk state trapping noise. along
the shift register. To take the noise measurement on the
test tool the input was set to position 5 1
 switch 6 was
set to U18-6 ,  and switch 7 was set to U9-6. The first
sample and hold circuit acquires the output level at a
valid portion of this signal. The signal is sampled at
the time whet, U18--6 goes low with a sample time of 8
microseconds. The 5000 pp holding capacitor provides
accuracy to 0.1% in 6 microseconds oil The second
sample and hold, Ull, is held in the sample position
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starting at the same time an U10 and remaining for 720
microseconds. Withthe 0.15 microfnrad capacitor this
circuit will reach 0.1% necuracy in 700 microseconds.
Mesa two antaple. and hold circuits in series provide the
liacesonry East sampling time no well no the slow output
level drift to read individual voltage levels on the
output. In this cireoit configuration a now onmple is
read every 8 milliseconds while the computer accepts a
sample every 250 milliseconds. To obtnin an RMS valtnge
rending, 125 samples are accepted and this value
calculated.
2 ti	 2(Iol$ Noise)
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There	 ^mre	 two problems	 associated	 with	 taking	 this
Tile	 first	 one	 was	 the	 system	 noise	 silicathere were
	 several A.C.	 signals	 in	 the	 test	 tool.	 Thin
could	 result	 in erroneous	 readings	 being	 taken	 by	 the
compu ter. 	 'rite second	 problem	 was	 the	 change	 in
	
the
output	 voltage level	 as	 the	 chip	 hearted	 up	 while
operating.	 "rhe output	 voltage	 drift	 with	 time	 an	 tile
chip	 in	 heating lip	 is	 shown	 ill	 rigurn-	 V-119.	 With	 this
device in the test tool	 for	 140 seconds	 the output level
want	 from 9.3750 to 9.4250.	 This	 -in	 a	 chnnge	 of	 50 mV.
Since	 the attiount
of 
changc- decrenses with time the ouLpot
noise level	 for the	 first	 side read will be higher	 than
the	 second
	
side. This was evident during the electrical
testing on	 these devices.	 Side B was measured	 first	 and
was consistently higher.
Batidwidt , It - A separate test tool was constructed for the
bandwidth measurement (Vigure V-50). The other test tool
lind the -necessary i titer connee tions to perfo'nti a bandwidth
testa however, due to the nmount of wiring very poor wave
shaping resulted on the two clock signals.
	
On the
bandwidth test tool both sides A and B nre ohowa
connected at one time, however, during the actunI testing
only otte side was connected to the clock signals. All of
the devices were tested oil Side A and then the wires were
soldered to side B and It was tested. This provided
batter clock pulse waveshape. Two separate 9644 drivers,
w1vich were obtained at no cost from Fairchild f were used
as the drivers. These circuits produced a 0 to 13 volt
square wave output of opposite polarity to the -input.
Tile input timing was produced by an UP 8016b Word
Generator for , l and by an IIP 1900 Pulse Generator for A
and 08. Tile Pulse Generator was driven by the Word
Generator. Tile analog signal input was oupplIed by a
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variable. frequency sine wave generator, Krohn-Hite Model
2000, The D.C, input level was variable but commonly was
set at about 3.3 volts. VDD was adjusted to 15 volts
at the unit under Coot, and VR was eat at 5 volts. V2
was originally set at 6.5 volts, howeverr adjustment of
this level was necessary on some of the devices. to obtain
an undistorted output signal. The outputs were again
emitter follower circuits.
The input clock frequency was adjusted to 14.32 Mttz. The
output. level, was measured with a l volt peak-to -peak sine
wave at approximately 700 Kliz on the input. The input
Frequency was then increased until the Nyquist limit was
reached. In all cases this occurred prior to the 3db
point being reached. The Nyquist limit is equal to
one-half of the clock frequency. The sine wave must be
sampled at high and low peaks to take this measurement.
By adjustment of the input frequency this condition could
readily be obtained on the oscillos^ope and the output
level measured.
g. Transfer 'Efficiency - This parameter measures the
efficiency with which charge is transferred through a
device. It is a measurement which allows the difference
between a buried=rhannai device and a surface channel
device as discussed previously. It also provides
information on several first and second order material
and processing effects.
This measurement is made by shifting a charge packet
through the device and measuring the output voltage (VI)
then switching to no charge being transferred through and
measuring this voltage level (V2) and finally measuring
Ole voltage level 03) which occurs at the single pulse
following the change from VI to V2. The transfer
efficiency is then equal to;
V2-VV3
I - VI S 455
The test tool circuitry Was designed to perform these
measurementa_a switches 8 and 9 control the input levels
and the counter circuits U13, U14 1
 and U15 control the
sample time for the sample and hold circuits. The
critical timing for this test is to read the voltage
level V3 which occurs rat the single output pulse
following the change from charge being transferred
through to no charge being transferred. In the test tool
with switch 9 at ground and switch 8 at 5 volts the input
of the CCp321A-2 is 2.87 volts. This provides the output
level. V1 of about 8.40 volts. To measure V2 with no
charge being transferred through, 4.85 volts is applied
F
a
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to tlae CCD321A-2. This is accomplished by taking both
switch 8 and swish 9 to 5 volts. The output level
produced is 9.80 volts. Tile V3 mensuremen;. is taken by
setting switch 9 to 5 volts and switch 8 to U19-10. In
this configuration the input to thaa CCD321A-2 is
switching between the 2.87 volt input level, and the 4.85
volt input level. Win ttae input switches from the 2.87
volt level to the 4.85 volt level the counters reset and
count to 1a55, since this is a 455-stage shift resister.
The counter circuitry then provides a pulse that is used
to control, the timing for the snmple and hold circuits.
The CCD321A-2 output and the taming pulse for the first
sample and hold circuit is shown in figure V •-51. The
displays have as time base of 10 microseconds per
horizontal d Zvisi.on, the bottom trace is at l volt per
vertical division, and the top trace. is 5 volts per
vertical
	
divislun.
	 There	 is	 little	 perceptible
difference between this first level and subsequent
levels. This is approximately 30 mV.
C.	 Initial Electrical Characterization
The test flow is ahown in Figure Vt-52• The results described are
for the third Fairchild lot only.
Initial electrical characterization oil the CCD321A-2 devices was
performed aq described -i tbm- prnvioiae section.
Five devices were tested to determine if a lot related problem
existed with these devices. The following sequence of tests was
performed: electrical characterization, environmental screen, and
electrical characterization. Leakage current testing was performed
first with Serial Number 6 having 1.4 nA leakage. The remainder of
the electrical tests were then run followed by a repeat of the
leakage current test. SING had increased slightly to 2.2 nA. The
parts were then subjected to the environmental screen trysts,
interim electricals,	 1.60 hour burg
-in, and full electrical
characterization. The parts continued to operate properly with no
increase'.,
 in leakage. The remainder of the parts were then tested.
Due to the leakage current problems experienced previously, the
first incoming electrical to be performed was a current leakage
test. SIN 19 was found to have Pin 9 shorted. No other devices
exhibited leakage current. The leakage current measurements taken
during the course of this testing are shown in Table V-4. These
readings are given as a voltage across a 100 kohm current limiting
resistor. Therefore 1 volt is equal to 10 microamps.
^r
,f
i
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Figure V-51 Output Waveshape for Transfer Efficiency
Mcasure,aent,
 CCD321A
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The dev^ces were than electrically characterized at -25 0C, +2500,
and +556C.
 A .sample of the electrical readings are given in Table
V-S. This provides the data taken at three temperatures on the
test tool. Delta calculations between these initial measurements
and Later racasuremonts will be discussed in the data analysis
section. General observations arm this rlata include: an increase
with temperature of gain and nole4y a decrease with temperature of
device current and transfer arftciency, and the voltage offset was
highest at +250^ as previously discussed.
The bandwidth test at all temperatures found the bandwidth only
limited by the Nyquist sampling limit. The clocks were operated at
14.32 MHz and the bandwidth measurod 7.16 I lz.
Following the electrical, tests the leakage currant was remeasured.
The results are again shown in Table V-4. Several more devices are
`leaky at this point. if fallout were to continue at this rate the
test would be terminated.
Serial numbers 1 avid 2 were held for controls. The remaining
devices were subjected to the environmental screening tests.
D	 Environmental Screen
The environmontal screen tests were selected from MIL--STD-883,
Method 500 ? Class B. These tests were previously listed in. Table
IV-8,
The first screen test was high-temperature storage per Method
1008.1 1
 Condition C. Ti.s is a storage temperature of 150PC for 24
hours in a non
-
powered condition. This stress is used in the
screening sequence: as a pre-conditioning treatment prior to the
following tests.
The second environmental screen test was temperature cycling per
Method 1010.2. This is an automated test which exposes the parts
to -650C and +1500C taking 30 minutes per temperature cycle. There
was u total of 10 cycles.
At this point n current leakage test was performed. The results
are shown in Table V-4. No additional parts became leaky.
The third screen test was constant acceleration per Method 2001.2,
Test Condition E. This is a 30,000 8 acceleration in the Y1 axis.
The Yl orientation is defined as that one yin which the element
tends to be removed from its mount. The parts were held in plastic
carriers to avoid bending of the external. leads.
The fourth screen test was a seal test per method 1014.2. The fine
leak test is per Test Condition Al, using helium tracer gas with a
bomb time of 2 hours at 60 PSYG. The gross leak test is per Test
Condition C, using fluorocarbon.
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interim electrical tests were performed at this time. This testing
is used to verify the functionality of the devices and provide
information on the effect of the preceding tests on parameter
stability. The data was stored on tape and comparison was made
with the initial racasurementoo
Parts which exhibited high leakage currents and significant shifts
in their parameters were removed at this time. This included
aerial numbers 8, 9 )
 
14 1 17 1 21 ) 24 1 43, 44 and 45. At this time
overvoltage testing was performed on some of these devices to
determine the breakdown level of the oxide. In addition to the
above partop SIN 1 was also tooted. The voltage 
on 
pin 7 with
respect to ground was raised to 28 volto, The oxide broke down at
this point and the part was now an electrical failure. Due to this
overstress SIN 3 was relabeled as SIN 1 and used for a control
during the remainder of the teat.
The fifth screening test was the 160 hour burn-in at 5500. This is
the maximum specified operating temperature for this device and it
was used since the effects of higher temperature operation, were
unknown at this point.
Following this 160 hour burn-in the parts were again electrically
characterized. There was one additional part which was leaky on
pin 9, SIN 41. This device was removed from tent. Serial numbers
23, 30, 38 and 46 had exhibited low level leakage current, however,
no ►1ange in Lalelr electrxcal parametrics had 'be eo obaerved so they
were left in teat.
E.
	 'Thermal. Stop Stress Test
This test was performed to establish the temperatures used in the
4,000 hour life test. The circuit used is the some one as that to
be used for the life test.
The test plan is the same as that used for the Reticon devices and
is repeated below:
I. Operate four circuits for 16 hours at +65 0C. Monitor the
outputs for functionality and record the power supply currents
at the start and and of test.
2. Perform the interim electrical tests at +250C.
3. 'Increase the operating temperature in 10 0C increments until
malfunction or permanent parameter shift occurs. Malfunction
is defined as the point where the output, which has previously
saturated ) no longer exhibits a regular time sampled analog
pulse train. Other malfunction criteria is any significant
shift in current at temperature.
207
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The power supply currents were monitored during the course of
this testing as noted. 'there was no change in the supply
currents except for a gradual decrease in the current on the
15 volt supply. This is the output amplifier voltage source.
The airrent decreased in an approximately linear fashion from
23 mA at 65 0C to 14.5 mA at 215 0C. The appearance of the
output waveform over temperature is shown in Figures V-53 to
V-57. The small white bar in the lower left hand corner
indicates tke ground level. These photographs are taken with
the vertical scale at 2 volts per division and the time base
at 200 microseconds per division. From this series of
photographs it is apparent that the output which started as
basically a square wave degrades to a line with a short
duration pulse at 20doC.
The interim electricals taken after each 100C stress are shown
in Table V-6. All devices had a decrease in the  supply
current with stress time. There was also a gradual shift in
the other parameters with stress, however, there were no
significant changes. One device with a leakage current
condition was subjected to the step stress test. The voltage
level readings related to the leakage current are shown in
Table V-6d. These levels
,
 decreased during the course of the
test.
From the output waveform appearance, the electrical data, and
the failure rate experienced during the Reticon l
i
fe test the
temperatures for the 4 1 000 hour life test were selected. The
lower temperature selected was 150 0C. The output waveform is
not flat at this point and higher current is flowing in he
amplifier section. The upper temperature selected was 2004.
This was the highest practical temperature which could be used
for a long term life test with the burn-in boards and ovens
available.
F. High Temperature Life Test
The burn-in circuit used for the life test is shown in Figure
V-58. The voltages applied to the device are as shown. Pin 1 is
the side A output and it is wired to the outside for monitoring.
Pins 5, 7, 9 and 11 are connected to a 1.1 KHz waveform that is
identical in shape to that used in the test tool. This input goes
high for 225 microseconds during the middle of the period that 01
is law. 01 is a square wave at 1.1 KHz and goes to pins 6 and 10.
Both of these waveforms go from 0 to 1.5 volts. The monitor points
were checked daily to verify proper operation. The analog inputs,
pins 3 and 13 are at 3 volts. A zener overvoltage protection diode
and a 9 kohm current limiting resistor are in this circuit. The
voltage level monitoring points were also checked on a daily
basis. The reference voltage input, pins 4 and 12, are at 5
volts. This line is again protected with a zener diode and a
current limiting resistor, The charge input is related to the
N
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Figure V-57 Output Waveform, 200 00, CL;03ZIA
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difference between the reference voltage input and the analog
voltage input. This voltage difference is two volts and therefore
there is charge being supplied by the input circuit. The V2 input,
pin 14, is field at one-half of the clock voltage level. This is
7.5 volts and again a :ener diode and current limiting rosistor art-
in the circuit. The VDD line, Pin 16, is held at IS volts. The
power supply is set in current limiting when the parts have
stabilized at temperature. 'There is a 20 volt zener protect diode
on this line. Signal ground and substrate ground pins 2 and 8 are
connected together and tied to a common ground.
With
	
the-	 fallout
	
which had occurred	 prior	 to	 this	 point there were
38 parts
	
remaining	 for the life	 test.	 Two of	 these	 were control
parts and	 the	 remaining 36 devices were divided	 into	 two groups	 for
the life	 test.
S/N 4,	 5,	 6,	 7,	 10,	 11, 126C 13,	 15,	 16,	 18,	 20,	 22,	 23, 25,	 26,	 27and 28 were operated at l50 .	 S/N	 29,	 30,	 31,	 32,	 33, 34,	 35,	 36,
37, 38,	 39,	 40,	 42,	 46, 47, 48, 49 and 50 were operated at	 2000C.
Interem electrical measurements were made at 4, 8, 16, 32, 64, 128,
256, $00, 1,000 and 2,000 hours. Full electricals were made at
4,000 hours cumulative. The- output of each circuit and the , monitor
points ware checked daily. The current level on each power supply
was read and recorded at ttw- beginn6ng and end of each period of
test. The 15 volt supply on the 150 C burn-in oven drew about 58mA
and the 2000C burn-in oven dress shout 48mA initially and about 39mA
at the end of the test. The change in current level on the 20000
burn-in test was due to device failures during the test.
71.e devices which were removed during the test were serial number
49 following 64 hours of operation, serial numbers 36 and 46
following 256 hours of operation, and serial number 40 following
500 hours of operation. A c:nnplete analysis of these circuits is
covered in the failure analysis section. A brief summary is given
here: S/N 49 and S/N 40 failed due to ionic contamination, S/N 36
failed due- to a metallization fault, S/N 46 failed due to a
layer-to-layer short.	 S/N 46 hail leakage from the start of the
life test and it finally degraded to failiere.
The parts which exhibited leakage current during the life test are
shown in Table V-7. SIN 6 was the only device which became leaky
during the life test. This part had on the order of 2 nanclamps of
leakage.	 An additional pin on S/N 23 was found to be leaky after
1,000 hours of life test. The leakage on S/N 38 became
significa ►► tly worse during the last 2,000 hours of operating test.
The results of this leakage current change with long term stress
indicates that this is not a time-temperatu:e accelerated failure
mechanism.
Data analysis on these part!• is included in the data analysis
section.
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TAB1E V-7 DEVICE IEAKA(;F M, 321A
rES T [ SERIAL NO
- PIN NO
HOURS 6-9 23-7 T	 23 . 9 30-7 :f8-7 46-y
4 - .0036
- .0004
.0015
.9037
8 - .0030 - .0004
.0015 .0035
16
- .0024
- .0002 .0015 .0033
32
-
.0020 - .0002 .0014 .0030
64 .0003 .0017
- .0002 .0014
.0030
128 .0002 .0014
- .0002 .0013 .0033
256 .0002 .0011
- .0001 .0012 10.9
500 .0002 .0011
- .0001 .0011 PULLED
1000 .0002 .0008 .0206 .0001 .0014 -
'000 .0001 .0006 .0007 .0014 .0000 -
4000 .0001 .0005 .1071 .0000 2.2 -
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C.	 Ti-m14rature Cycle
At the completion of the 4,000 hour life test 6 devices were
subjected to 1,000 temperature , cycles. Two devices were taken from
each of the life test groups and the two control parts were used.
The	 temperature cycles were	 perforu din accordance	 with
Mll.-STD-881, Method 1010, Condition C. (150	 to -6580.
Electrical measurements were :&ken before t. •mperature cycling and
after 20. 50, 250, $00 and 1,000 cycles.
Table V-8 provides the electrical data on these 6 devices and a
control part at initial toot and following 1,000 cycles.
H.	 Overvoltage Test
Sixunit• were subjected to overvoltage conditions on various pin
combinations to determine whether there were any combinations which
resulted in permanent damnge to the devices. The pins selected
included input gates to substrate and overlapping polysilicon
layer,.. The following pin combinations were stressed on each of
the six devi ces t S to 3, 3 to S, 4 to S, S to 4, 4 to 6, 6 to 4, 6
to 14, 14 to 6, 4 to 2, 4 to 8, 6 to 2, 6 to 8, 14 to 2, 14 to 8, 7
to 16, 7 to 2, 7 to 8, 11 to 13, 13 to 11, 12 to 1 1 , 11 to 12, 12
to 10, 10 to 12, 10 to 14, 14 to 10, 12 to 2, 12 to 8, 10 to 2, 10
to 8, 9 to 16, 9 to 2, and 9 to 8. These were stressed with the
first pin bring positive with :Lspect to the second. The breakdown
voltages on these pins was no ► nally 35 volts. Two devices did fail
during this test.
	 S/N 30 failed at 20 volts between pint. 7 and 2.
This is the type of layer-to-layer short which has been seen
previously on these devices.	 S/N 6 had approximately 1nA of
leakage' going into this test.	 It failed at about 25 volts between
pins 9 and 2. Again this is the .same type of failure.
The remaining four devices were subjected to short circuit output
conditions	 The input was set to obtai! maximum output current and
then the output was shorted to groun.l. The current flow war+
between 19 and 25 mA. One unit was left in it shorted condition for
45 minutes with no degradation occurring.
The final stress test was to apply overvoltage conditions to the
input and output circuits.	 The input circuits were taken to
greater than 100 volts with no failures occurring.
	
The output
circuits would fail with st.e:.s applied between the output pin and
VOC or between V DD and Vim.	 Tliese pin combinations uwnt into
breakdown at about 30 volts and then a negative resistance type
characteristic similar to a AV CEO curve occurred.	 The output
would fail at about 80mA currant flow.	 The voltage at that point
was about 10 volts.
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} The two devices which had their output circuitry overstressed were
opened and examined. There was no evidence of the failure sites.
This is dur to the tact that the failures would be hidden beneath
the gate polysilicon. Ttw parts were not chemi &'ly stripped to
view these sites since, this type of failure is no typical of thAt
expected.
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I.	 Uat p Analysis
This section will include a discussion of the deltas which occurred
during the course of this testing and statistics on each of the
parameters measured. Life regression curves were not generated due
to the small number of failures which occurred.
Electrical measurements were run at +25 nC, -25 0C, and +55 0C during
the initial characterization and following the environmental screen
teats. Table V-9 lists the TCNs upon which data analysis was
performed.
Table V-10 lists the deltas between the init N measurements and
the poet environmental screen measurements at +25 C.
There was only one control device for these readings as discussed
in the environmental screen test section. Two sets of delta-q are
listed for serial number 2 in Table V-10a. The first set was run
at the same timF as serial numbers 4 through 7. The second set was
used for the remainder of the devices. Serial numbers 4-7 were in
the qualification group. Two sets of calculations are provided at
the bottom of the page. 71,ere was less than 2% change in the
readings for Ipn, Cain, Offset Voltage and Transfer Efficiency.
The noise meamurement does not lend itself to delta calculations
due to its random nature.
S/N 28 had a gain change of about 25% on side B. This was due to a
change in the transfer function on this side. Failure analysis was
performed on several similar units and layer-to-layer shorts were
identified. This part was left in the life test.
Table V-10b contains the deltas for the parts in the 200 0C life
teat group.
The changes are again quite -small except for the gain on side A on
S/N33. Measurement found this part to have leakage between ORA and
VIA.
The largest transfer effic -icy change was 13 x 10- 6
 on S/N25.
This is a change of about 50 m y for the V3 reading for transfer
efficiency. With V2 equal to 9.8 volts and V1 equal to 8.4 volts
this would be a change from 9.52 volts up to 9.57 volts on V3. The
available limits of the change which can be seen are 1.0 for V3
9.8 and 0.9996 for V3 = 8.4. The change that was seen on this part
was from 0.999926 to 0.999939.
Table V-11	 contains	 the	 delta	 calculations	 for	 the	 -25 0C
measurements. The gain reading for serial number 28 side B, and
serial number 33 side A are not utilized for the calculations. The
avc-rage changes in Table V-lla are very small as are the average
changes in Table V-llb.
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TABLE V-9 NN LIST, CCD321A
	
FESTI'1'CN I	 ^^QI ►I:N^^.	
1 -11 "E
0	 INITIAI.	 25°C
I	 INITIAI.	 -25°C
2 INITIAI. 5500
4 POST
25°CENVIRON
5 POST
-25°C
ENVIRON
6 POST 55°C
ENVIRON
117
POST LIFg 25°CTEST 150 C
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POST LIFE 025 c
TEST 2000c
TAHLE V-10a MEASUREM.N7 • DELTAS, INITIAL h POST ENVIRON. @25 0C; 321A
♦ ^^^	 Gs^^	 v'',``	
^^<<e`^^ J^^^y^^^.\^'` ^^te^	 V'^'	 vf^'	 FOR 1500C TEST
^	 4	 -y
10
-4 
1p-4	 (^^	 (^^	 (mV)	 (mV)	 10- 6
 x10-b
(MA)	 SidvA	 SidrB
	
Sidi . 	 'idel1	 Sldi-A	 Sidt-H	 sidol	 Sidi'l	 Sorial	 Numbets
-.02 -9 -3b 51 - 12 .03 -.25 0 0 2 - Control	 ( fur 4-7)
.1b 21 47 - 192 -191 .05 .18 1 0 2	 - Colltrol( let 	 10-?N
-.08 -8b -71 -41 -:i1 1 .04 -.09 1 0 4
-.02 -197 -159 295 221 -.b1 U	 '	 4 3 5
.06 -34	 - )4 -60	 -133 .01 .11 0 0 6
.03 -177	 -132 140	 0 -.13	 -.2!	 5	 8 1
.04 14	 -1	 -140	 i-1 0 - .311	 1	 0
- .:7
	 S	 3
10
.01 -149 -12	 2 - .02 11
.05 -196 -131	 86 15 .01 - .12,1	 8 5 12
.01 -70 -52	 ?0	 l0 -.02 - .31	 4	 - 1 i	 13
.11 -2b -01	 -59	 -50 -.2: .35 2 i	 1`,
0 -116
	 -85	 108 59 -.31 .01 4 3	 1b
.06 ^b 119 -73
-97
-88
-75
-.05
-.37
.40
-.10
0
4
0	 18
3	 :'p0 -130	 -96
.12 -1	 30 -162 -:01 .02 .6b 1	 1 0 2:'
.10 -:'77	 -271 236 211 0 -.0b 10 10 23
.18
-5b	 -321 372 318 1 -.30 -.14 13 10 25
.1:' -149	 -115 4 -15 .01 .07 3 4 2b
.01 -239	 -157	 535	 37b -.09 -.40 9 5 27
-.02 -48	 ^-2'767	 5	 8 -.01	 0.10 ` 2 28
0 -123
	
-99 1 83 32 .11 -.05 1	 2.5 , 1 1 Averag	 4-7)
.Ob 77 57 167 150 10 ,14 :',4 3.8 Standard Deviat ion
0.3 -1.0 -O. b 0 U -40 40 - - :•	 t lU\NGE	 (CON'1'Ro l,)
.0t) -101 -288 bl 23 -.10 -.07 4.9 3.3 Avrra v	 (10--'8)
.Ob 94 722 198 165 .14 .30 1.8 3.4 Standard Deviation
- 1.1 - 1.1 6 .1 U. 1 0.. -30 -50 - - 1. CHAN6F	 (CNAN(;l )
b 111000 11000 l 000Q1 UUO 0 .50 1.5U 9'►iN y 9 9999
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TABU V- 10b MEASItitEWNT DELTAS. INITIAL @ POST ENVIRON. C@ 25°C: 321A
V-	 -	 ^^ i K	 . t, i xe	 t,'TF;	 C'rF	 EOIt	 20U°C.
	 '1'Es,I.IDD	 ;ni p )	 G.4iII	 0 11	 s	 off 4s
x1(1 -4 	10-	 i0'-	 x10-	 (mV)	 (mV)
	
Ill --h	 x10-6
Serial	 Number
lh 2l	 47 -192 -1 11 1 t15 is I 11 2	 - Control
-.01 -6 41 -" -21 .02 -.(2 1 1 29
.Oh -65 -72 -134 -()h .57 .10 2 30
.02 155 -72 304 159 .50 -.31 h 3 31
.OS 175	 -51 53 -S6 .OS -. is 5 1 32
.09 2'259	 -lh9 S5 I .02 '-.01	 S 5 33
.10 -88 - 74 -11 7 148 0 -. 36	 1 2 34
0 f.9	 -7 151 80 .03 0 2 I
0 1'13	 -47 11 1 ) '1 .ni -.10	 S 1
Oh
-.t)8
1 13
116
-h8
-217
27 1
-13
tlt,
14
.25
.02
o')	 I _4
-.21	 T	 2
2
I 3s
0 129 -67 331) 232 .03 .01	 4 3 39
.09 -89 - 176
2U
190
-364
81)
192
. 0 1
0
-.02
	 3
45	 1
2
1
40
.12 125
.02 -20 1	 28 -101 107 -.03 -.49 1
. 09 -205 -109 4 34 1 71 - . Oh 1 l 9 4
.01 -61
	
-56 20 44 --.0 3 .-.42 1 2 48
- .03 -246 1 -97 499 It)() :' S -.40 8 3 49
-.08 2 -5 -39 -11 .05 -.41 1 0 50
.02 -198 -13 97 40 1.0 -. 14 3.h 2. 1 ver:	 ge
.Oh 5 .24 67 '10 llh .18
- 30
_4 ?.4 1. standard
	 Doviat it'll
-2. i -2.0 1-1. l 0. 1 0.2 -h4 - -	 7. CHANGE	 (CON33t0I.)
h I 100(1 11000 ll>f	 OO lt)tlt)tlt 1'v)icnl
	 Value
I
TABLE V-1la WASI'KE:MM DELTAS, INITIAL. 6 POST ENVIRON. @ -25°c
V-	 V-	 .0K	 150°C TES 1•
lDD	 ; A 	 ;at 1	 ff	 a	 ,ffs
x 1 11 - " X1()-	 x 1(1'	 1 ll- 4
( m.11	 ti I.1, • .\	 ^ i,l, • !t	 ^; i,1,
	 1	 ; 1 ,1.•1	 ti,• t
	 1 ,, I
	
\umh,	 i
.118 -22 - 11 -1V) -28 1 2	 -	 Cont roI	 ( for	 4-71
1 5' ',t, -4 t, " - Control
.07 -72 -84 -l q (1 -114 4
.(15 -145 -lt,l -128 -hl
06 - lh -12 -170	 -1`,1 h
.04 -141 1	 -115 -221	 1•', 7
.115 54 n1 -8(1	 - II I ll
. 01 - 2 is - .1 8	 - 11(1
.05 -2 q 4 ',h	 : U I
.04 11 17 25 I	 26 1	 1
i1 78 h8 15
(12 -15 24 -12	 7 lr,
.04
-.0'.)
114 274
2 4
-8
48
18
49
l8
:l)
.(12 42 14 -101 '	 -81
.04 0 1(1 -11 ► t X1(12 ,
.02 227 1 I	 1 44 ,1
-.(18 -61 ,1 .'24 -226 2h
-.01 -1 17 -520 - 11h 1 27
:02 177 5821 i -186 -126 18 --!!--
. 0o
-111 -1 "7 - 1 06 Ave rt&	 4-'
111 h: h7 t` ► 47 standard
	 Dt-olat ion
-0. 1 -0. 6 -0 .7 ii 0. 2 CHANGE ( C ONTROL)
Avorage	 ( 10-28).111 41 1 i -8`, -Ill
.04 82 81 1 `12 l	 l') Standard	 Dov i.1t i,,n
- 1.7 (1 -0. ? 0 (1 '7 MAN GE: (CONTROL)
I'v	 i, a l	 \'a l u,7 1 100 l 1	 1(ltltl X 5(10(1 ^15t1(1(1
`6
1'AIII.F: V-111) MEASUKF'MENT DELTAS, INITIAL h POST F:NVIKON. b 1 -250C
-	 V-	 OR 200°C TEST
Ills	 i:,1in	 i:.1in	 ,t twr	 1,1 (K
x10- '	 x10 - 	x1(11 - 	 111	 44
(m.0
	 'fdvA	 Sidi-11	 ti1111-:1	 Si.11•R	 Sor1.11	 Number
:1t, - is 2 -	 Control
-.o. to NN -I0) -111)
.1)	 1 85 S11 1-181 -1 is 10
.03 81 165 -333 i -243 31
.()1 -20 -1 -141 1-70 32
.01 3037 10 -61
	 -'2 31
0 52 14 -1 It	 -104 14
0 If	 75 250 - 1 114	 -48 4`,
01 17 1S -101	 ! - 7 1 1 ih
-.11 1 573 42 - 171	 -333 17
0 115 153 -19 4	 ' -3511 3K
0 -11 20 -404 -437 34
-.02 -ll') 154 -432 -420 40
-.01 17" )4 -577 -364 42
-.03 -131 -36 -175 -320 46
.04 -18.' -117 -202 -327 47
.02 -52 -10 1 ) - 164 -36 1 48
0
-12 1) - 115 -312 - 1 4 1 411
.ol -48 -51 -329 -325 50
.005 l y -3 -271 1-244
.02 170 11114 1',1 141 Standard	 Deviat i1,n
-1.8 -0,	 1 -0.',
-U.2 -0.2 % CHANCE	 (CON'I'ROI.)
7 1 10011 1	 1111111 '15000 95000 Tv r i 1 :11
	
Va 1 ur
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A ten percent change in each of these readings would be as
follows:	 Ipp - 0.7 mA, Cain - 1100 x 10-4 , and Voffset - 95000
x 10-4 .	 With the exception of serial numbers 28 and 33 none of
the parts approach these levels.
Table V-12 contains the delta calculations for the +-55 0C readings.
Again S /N 28 and 33 are not used to calculate the average changes.
The changes which occur in Tables V-10, V-11, and V-12 are small
and in no specific direction.	 The changes of the parts with
operating life will provide a better data base	 information on
the stability of this technology.
For the 4000 hour life test there were two control parts utilized.
The deltas for these control parts and for the test units are given
in Table V-13.
A comparison of the data on Table V - 13a and V - 13h provides some
interesting information. The standard deviatinns on these tables
are very large which indicates a wide variation in the amount of
change which has occurred.	 The average changes are fairly small,
with the 150^C test group, Table IV-13a being smaller than the
2000C test group, Table IV-13b.
The numeric change in Ipp was small with approximately . 01 to .02
mA being the most frequently occurring value on the 150 0C. group.
The change in Ipp on the 200 OC group is most frequently in the
-0.10 mA range. This is larger and in the opposite direction.
The change in gain was commonly about -2% on the 150 'DC group and
about +3% on the 200 00 group.
The Voffset changes arS of about equal magnitude both positive and
negative for the 150 C group. This measurement was normally n
positive change of about 1% on the 200 0C group.
The noise measurements showed some shift in the positive direction,
however, this is a difficult measurement to obtain good statistical
data.
The last measurement, transfer efficiency, showed a consistent
increase for the 1500C group and a consistent decrease for the
2000C group.
It has been reported that hot electron injection causes a
degradation of transfer efficiency at high temperature. Since
there are two distinct characteristics shown by this data, there is
an effect on the CCDs related to high temperature.	 The mgnimum
temperature required to produce this effect is between 150 C and
200 C.
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TABLE V-12a MEASUREMENT DELTAS, INITIAL 0 POST ENV1RoN.
'	 v-	 (d	 55 C;	 321A
IN)	 Gal	 : ' 1411	 ffSt . 	utfti
. 
1()
-4 x1o"	 xl0- ^	 X10 - 	FOR	 150°C TEST
OWN)'idt-A Sidt-R	 StdrA Sidt-K	 Serial	 Nimbor
-.01 1 -',	 1 -(,8 'U1 2	 -	 1.,nt tok Iot
	4-7)
0 115 ti -51 -285 4711
ir
2	 -	 Cent r.,l (t,,r	 10 -28
-.02 -I5 -20 -161 -95 4
.01 -214 -146 71 48 5
(1 -43 -23 -1.34 -121 6
. 03 -100	 -80	 -362 -1,)5 7
.02 -11	 1	 55 64 1	 11 lit
_.02 -297 -90 -740 -902 I	 I
0112 10	 -1 1 1	 255 1o7 I	 '
0.' 1	 -173 -114	 -78 -141 13
.01 -1	 11 -32 1t,5	 127 1	 ,
0 -202 -69 175 101	 I6
0 -11 122 289 217
.03 =266 -160 -61 -118 ,
.01 -11 64 52 58
-.03 -234 -108 304 217 : 1
i ► -13 -113 319 352
.00 - 187 -170 89 99
.01 -276 1 -69 491 26') 27
.0.4 -218 -2252 497 425
.01 -93 -67 -146 1 Ave r aze
.02 88 59 177 1 Standard Deviat ion
0.4 -(1. 0.1 % CllAN (,E 	(C ON'I'Hol.)
111 -161 - 60 1	 itt 61 Avorago
.02 1118 94 107 320 Standard	 N-viat ton
11.8 1.5 U 0.4 0.8 '%. CHANGE	 (('RANGE)
5 11000 til000 95000 950(111 Trh[..t1
	 V.'lllo
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IDD (:a
10-4
KmA 'i(le A
YxIo-
 V-
in lain oi
	
f t
10-4 x10-
321A
FOR 200 O TES'1
IdeB ISiderl;SideB	 Serial Number
TABLE V-12b MEASUREMN'r DELTAS, INI,IAL 6 POST EVIRON. (a 550C;
-57 -285 -470
50 181 77
-94 58 1	 146
-143 231	 -7
-10 15 -222
220	 127	 121
107 -16331-1943
-50 7 -17
125 -11)	 -233
134 375	 1 2 1
224 -32	 1-59
160 515	 226
140
37
225	 194
-266	 -165
42 -7 73
135 647 378
183 -112 -121
15? 660 170
128 277 107
	.05	 0
.01 -13
.09 -104
.02 -320
-.O1 1 -237
- .04 1169
-.04 273
-0.1 1 -37
-.03 142
	
.03
	 1N
	
.02	 177
	
.04
	 260
	
.01
	 155
	
-.01	 45
-.O1 -94
.01 -209
1 -185
.(11	 -345
-.03 , -68
.k YV -1 JV ' -77 I
	
v 4 1 -04
.03	 116	 91	 496	 496
-0.9 -1.4 -0.4	 0.4	 0.4
5	 11000 111000 195000 95000
2 - Control
29
30
31
32
33
34
35
36
37
39
40
42
46
4 7
48
49
50
Average
Standard Deviation
CHANCE (CONTROL)
Typical Value
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6
'rABIT: V-1 is MEASUREMENT DELTAS, PRE AND POST 4000 HR LIFE T£ST, @ 25°C; 321A
^ 	 ``	 150°C TEST
IDD	 C^1,	 CaII	
fHt.	 ft -il
I	 X10-,	
X10-4
	x1 1-	 .ui lic	 ule+i l 	CkV	 CT F.
V)	 (V)	 mV)	 MV)	 10	 10-6
(M%)	 side	 sidulisldeA	 S 	 It-B	 sidt• 	 ;lit .	til,l4•	 h vB	 (serl;tl	 Number
.07
UT
-2 -24 -93 -116 .02 0.2 1 2 1	 - Control
.14 37 62 -197 -252 .12 .94 0 1 2 - Control
.10 17 19 -145 -184 .07 .46 0.5 1.5	 ! Average
-0.1 781 32 1172 13 .14 1.10 8 7 4
0.6	 259 167	 j750 491 .08 .22 13 10 5
.01 1 125 109	 -326 -344 X0.1	 1 .04 1 2 6
0	 t522 410	 '1294 1006	 #-.lr ► .34 23 22 7
. ,)2	 87 139 -293	 -392	 .02 .47 2 2 10
-.01
	 -68 17 479	 195 1.07 .13 8 6 11
0 473 217 927 319 .02 .89	 1 22 13 12
.02 '-65 83 343 74 ,.15 .40 N 5 13
.02 20 187 -13 -161 '	 .	 13 .15 5 5 1	 ')
.09 1-4bg 178 806 213 .07 .43 16 9 16
.01 252 690 -611 -639	 .15 .20 0 0 18
.01 -139 36 617 331	 i	 0 .13 11 7 20
.04 209 238 -575 -645 .09 .52 1 1 22
-.01 -815 745 1336 886 .32 .48 31 26 23
0 1244 694 1874 959 .14 .48 41 28 25
-.02 -105 164 69 I	 59	 , -.01 .64 8 9 26
.04 -526 301 11527 737	 !	 0 .23 19 12 27
.01
-148 206 -36 -268 .02 .45 9 5 28
.016 -234 94 463 157 .06 .41 11 9 Avera v
.03 382 336 734 517 .10 .27 11 8
`,tarda rd Deviation
- 1.4 -2.3 -1.0 0.6 0.3 -2 -10 - - 7 CHANCE (CONTROL)
6 1000 1 1 i)O0 lj 0000 100r)^) . 50 5cl 9999 L)	 U Ica 1	 V.31110
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TABLE V- 13b M ASUREWNT DELTAS, PILE AND POST 4000 HR LIFE TEST, @25 0C; 321A
u!Y-
V-	 s t	 2000C TEST
DD	
a4n	 Gtin	 f^s I
	; 0	 Oise	 vise	 c p	 C
10	 10	 10	 o.V )	 (mV )	 10	 10
V)	 (V)
mA	 idcA ; id,-H	 5ideA Sid,	 'idr	 Sid, H	 sidt-A	 Sid"B
	
Serial	 Number
.07 -2 1	 -24' -93 116 .02 -.02 1 l 1 - Control
14 37 62	 1-197 -252 .12 .94 0 1 2 - Control
,10 17 19	 145 184 .01 1	 .46 1	 0.5 1	 1.5 Average
.18 1506 565	 655 524 .03 -,10 -3 -4 29
-.16 394 656	 718 '1543 .14 .01	 i	 -b	 - 8
.04 293 X61	 163 468 	 .06 .03 -17	 -23 31
.06 373	 568	 1984 1285	 .07 .37 -5	 -9 32
,11 2439	 363	 1	 188 3 	 1755	 .01 .64 1	 1 33
.08 329 380	 3433,	 .04 	 .19 .24	 -21	 -27 34
,11 335 158	 1406	 1038'	 .01 0	 1	 7	 1 35
.04 -297 -100	 1699 ji	 921	 .02 .02	 -6	 - 13i 37
.03 - 1464 445	 -893' 1415 .02 .47	 -3	 -3 38
0 167 254 2093
1426
1490
1221
-,11
- .01
.IS
	 -4	 -7
- .0	 -8	 - 10
3^
42.13 730 683
.18 154 333	 1481 1	 1006 -.03 -.531	 3 -1 47
.14 1 400 431	 109 1437 .05 1	 .32 -1 -3 48
.01 661 675	 992 1205 .08 .80 -b	 -6 50
.09 359 459	 806 1108 .04 .18 -` -8 Avera e
.06 804 261	 2892	 450 .07 .33 7	 8 Standard Deviation
3.2 3.1 4.0	 1.0	 1.3 . -6.0 566 7 CHANGE (CONTROL)
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The electric field within the depletion region beneath a gate
electrode will cause the electrons being transported to gain
kinetic energy. If these alectrons have sufficient energy to
surmount the Si-S10 2
 barrier they may be injected into the gate
exide.	 A fraction of these are tra pped which causes a shift in
device chcracteristics. 	 This is a possible cau •.e for the high
temperature degradation o" transfer efficiency and may also have
affected the other pa r ameters.	 This phenomena increases with
temperature and on a transistor also with draiiii voltage.
The changes seen for the transfer efficiency messurement were quite
small and would not be expected to cause an f problems in a long
term application.
The change in gain on side A of S/N 33 was due to a resistive +hort
between PIA and VRA , This is s 13yer-to-layer polysilicon short.
The shifts in the remainder of the parameters is due primarily to
shifts in the devices due to the high temperature operating
stress. Changes in the instrumentation will cause smaller chanR#-A
than those seen for these life test parts.
Examp l es of the- deltas for specific
life test are given in Table V-14
are f rom t he ISO 0  group and the s
group.	 The general trends covered
these devices.
parts during the course of the
through V-19. The first three
econd three are from the 200 C
above are evident on some of
Tables V-20 and V-21 contain statistics on each of the parameters
measured	 except	 for	 the	 input leaks	 current.	 Table	 V-20	 covers
^the	 parameters Cat	 +25 Co -25	 C,	 an d	 +55	 C	 at	 initial
characterization. There	 is	 a fairly	 large	 variation	 in	 several of
these	 parameters indicating manufacturing	 differences. The
post-life	 teat	 statistics	 are provided	 in	 Table	 V-21.	 The trends
discussed	 in	 the above	 delta analysts	 are	 again	 evident. These
measurements were performed	 at +250C and	 cover	 the	 150 0C and 2000C
life	 test	 groups.
The stability of the CCD321A is very good as shown by this high
remperat ore long - term life test.
Assuming an activation energy of 1.0 eV the r3om temperature
opera t ing time to correspond to 4000 hours at 200 ^C is about
7 x 109 hours .
J.	 Failure Analysis
The first group cf 50 devices tested failed due to bond wire
interconnect problems. The gold thermocompression ball bonds
lifted from the die surfaces during environmental screen tests.
These devices were replaced at no cost by Fairchild.	 The
replacement parts had aluminum wi-es rather than gold wires.
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The second group of parts failed due to dielectric breakdown
between the polysilicon layers and between the polysilicon and
substrate. Tile failure analysis report on these devices is given
in the appendix mince it is not a part of the 4000 hour reliability
study. The two parts which are referred to in the Failure Analysis
Report which were sent to Fairchild for analysis, were found to
have the dielectric layer beneath the poly2 below specification in
thickness. This lead to the low level breakdowns.
A third group of 50 parts was supplied by Fairchild at no cost.	 A
summary of the failures which occurred during the course of the
test is given in Table V-22. 	 These are discussed in more detail
below.
1.	 CCD321A, Initial Fallout
History:	 The following parts were removed from test prior to
the 4000 hour life test. The times at which each of these
exhibited an electricl failure and the nature of the condition
are noted below:
Initial Electrical Leakage Measurement
SIN 19	 Pin 9	 Leakage
Post Initial Electrical Leakage Measurement
SIN
	 14 Pin 7 Leakage
SIN 24 Pin 9 Leakage
S!N 44 Pin 7 Leakage
SIN 45 Pin 9 Leakage
Post Environmental Screen Test Electricals
SIN 1	 Pin 7	 Leakage
S/N 17	 Pin 7	 Leakage
SIN 21
	
Pin 12	 Leakage to Pin 13 and to ground
SIN 43	 Pin 12	 Leakage to Pin 11
Post 160 hour Burn-in Electricals
SIN 8	 Pin 9	 Leakage
SIN 9
	 Pin 4	 Leakage to Pin 6
SIN 41
	
Pin q	 Leakage
Cause: The cause of all of the above failures was electrical
breakdown of the dielectric separating the two polysilicon
layers.
Conclusion: These failures were due to a weakness in the
dielectric between the two polysilicon layers. The electrical
and environmental screen tests were adequate in screening out
this weakness. Only one additional device developed 1 nA of
leakage during the life test.
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TABU V-22 FAILITKE SIWMY, CCD321A
FAIUTH FAIUTRE EFFECTED PHYSICAL
E
S/N T1W, CLASS PA' CAUSESE:
19 INITIAL. FLECTRICAL CATASTROPHIC - IAYE:R TO LAYER SHORT
14 POST INITIAL ELECT CATASTROPHIC lAYFR TO LAYER SHORT
24 POST INITIAL ELECT PARAMETRIC L LATER TO LAYER SNORT
44 L,	 I,
I
(
G, V
I
45 L
1 POST ENVIRON SCREEN CATASTROPHIC - LAYER TO LAYER SHORT
17 POST ENVIRON SCREEN PARAMETRIC 11 IAYER TO LAYER SNORT
21 POST ENVIRON SCREEN CATASTROPHIC LAYER TO LAYER SHORT
43 1 1 - I
8 POST 160 HR 55 0C B/I CA'rASTROPllIC - LATER Tt) LAYER SHORT
9 POST 160 HR 55°C B/I PARAMI:'iRIC L. G IAYER TO LAYER SHORT
41 1 1 I. 1
49 POST 64 11R/2000C LIFE: CATASTROPHIC - IONIC CONTAMINATION
36 POST 256 I1R/200oC LIFE CATASTROPHIC - MANUF DEFECT
METALLIZATION FAULT
46 POST 256 1IK/20000 LIFE CATASTROPHIC - LATER TO LAYER SHORT
40 POST 500 11R/2000C LIFE: CATASTROPHIC - IONIC CONTAMINATION
NOTE: All parametric failures observed were due to laver to laver shorts
which may degrade to catastrophic with stress.
Parameter Code: L - Input Leakage Current
I - Supply Current
G - gain
V = Offset Voltage
'43
Test Method and Disclosure: The pin 7 and pin 9 failures were
located in the output section with the leakage being to
V DD.	 Refer to the failure analysis on Fairchild date code
1923 parts.	 This included serial numbers 14, 24, 44, 45, 1,
17, 8, and 41.
Analysis on serial numbers 9, 21, and 43 is given below.
The leakage related to pins 11, 12, 13, 4 and 6 are in the
input section.	 Pin 11 is ASB, pin 12 is VRB, pin 13 is VIB,
pin 4 is VRA, and pin 6 is $I A-
 OS and el are bottom layer
polysilicon gates and VR is a top layer polysilicon gate that
overlaps them. (See Figure V-59).
S/N 9 was rejected due to a shift in the gain on side A. This
was found to be due to leakage between VRA and ol A .
 
This
leakage had the appearance of a leaky reverse breakdown on a
junction for both applied polarities. The current leakage was
1-2 microamps at 2 volts. This leads to a modulation of the
amount of charge being introduced into the shift register and
results in a change in the gain measurements.
S/N 21 was rejected following the environmental screen tests.
The transfer function on this part shifted. 	 An input on side
B caused a shifted output level.
	 This is similar to the
condition on S/N 9.	 The VRB metallization (pin 12) was
mechanically opened and the failure isolated to be between the
VRB polysilicon and the A1B polysilicon. There was also
leakage from these points back to VIB. The input is shown in
Figure V-60 with the metallization scribed open.
S/N 43 was rejected following the environmental screen tests.
There was again a shift in the input to output transfer
function. A leakage path was found between VRB and OSB. This
was 2 uA @ 1.3V one polarity and 1 uA @ 3V the opposite
polarity.
All of the above failures are related to dielectric layer
breakdowns.
2.	 CCD321A, S/N 49
History: S/N 49 was removed from the 200 0C group undergoing
the 4000 hour life Lest following 64 hours of operation. Side
B on the device went to zero gain and the Voffset value
dropped from 9.8 volts down to 4.3 volts.
Cause: The failure was due to contamination on the die
surface with the heaviest concentration over the side B output
amplifier.
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Ivigury V-59 SEM Micrograph. input Structure d CCD3?IA;
SON
Figure V-b0 Input With VR Isolatedo CCD321A; 50OX
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Tart Method and Disclosure: The device uua electrically
characterized and the side A output was found to be operating
properly while the aide B < Nutput stayed at 4.3 volts. The pin
to pin measurements found no apparent problrm.. The package
was opened and the contamination was evident Figures V-61 and
V-62. The failure was reverified at this point.
The unit wait sec aside for further analysis and approximately
4 weeks elapsed. Retest at this time found the part to he
operating properly with only a slight shift toward it lower
voltage output..	 The offset voltage dropped from 9.8 to 9.1.
The gain was back to the original value of I.I.
This indicates that there was mobile ionic contamination
associated with the side B amplifier.
The contamination was analyzed on the SBM and found to be
primarily chlorine, potassium, and phosphorous.
3. CCD321A, S/N 36
history:	 S/N
	
36	 was	 removed	 from	 the 200 0C
	
group	 following
256 hours of	 1 ife	 test.	 There was	 no output	 on the	 device.
Cable:	 Failure due	 t ► open V DD
	
line.
Conclusion:	 The	 appearance
	 of	 the	 V DD	 metallization	 stripe
indicates	 that	 there	 was	 a	 masking	 or etching	 defect	 at	 the
point	 of	 the	 open.	 There	 was	 also	 mechanical	 damage	 in	 this
area	 which	 may	 have	 decreases; the	 metallization
cores-sectional	 area.
Test
	 Method	 and	 Disclosure:	 Electrical measurement	 found	 the
VDD	 connection	 open.	 The	 package	 lid was	 removed	 and	 the
open	 in	 the	 metallization	 stripe	 was apparent.	 This	 was
documented on the SEM (Figures V-63 and V-64).
A	 probe	 was	 used	 to	 reconnect	 the	 metallization stripe	 by
mechanically	 smearing	 the	 aluminum. The	 part	 wa y	then
retested	 electrically,	 however,	 due	 to the	 SEM	 exposure	 the
unit	 no	 longer	 functioned.	 Another Fairchild	 CCD	 was
subjected	 to	 the	 SEM	 examination	 and identical	 electrical
characteristics	 resulted.	 This	 is not	 conclusive	 but
indicates	 that	 the	 only	 failure	 on	 the unit	 was	 the	 open VDD
line.
4.	 CCD321A,	 S/N 46
History:	 S/N	 46 was
	 removed	 from	 the 200 0 C	 group	 following
256	 hours	 of	 lite	 test.	 This	 part had	 current	 leakage
associated	 with	 pin
	
9	 from	 the	 beginning
	 of	 the	 testing.
Initially this was	 on the	 order	 of	 1	 uA however	 it	 degraded	 to
a	 short with	 testing.
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Figure %'-(+l Die Sut tace, S/N 49, CCD321A; 40X
IMIRO O lipr
w
 aim go va
ar	 t	 ^. - gar
'6.
F'igu:	 -c	 Micrograph, Contamination on S/N 444,
cLu321A; 400X
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Fiauic V-63 SCM Micrograph, Open VUU Line, S/N 36, CC D321A;
900\
Figure v - 64 SL^I;licrograph, Voltagc contrast of Open,
5/N 36, CCU321A; 150X
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ECause:
	 The cause of this failure was a short between the
polyl and poly2 layers.	 This is identical to other layer to
layer shorts analysed.	 Refer to 7923 date code failure
analysis for dettliled discussion of this failure mode.
S.	 CCD321A, S/N 40
History: S/N 40 was removed from the 200 0C group following
500 hours of life test. The gain on both sides went to zero
and the offset voltage dropped from 9.5 volts down to 5.9
Vol to.
Causes Cause of the failure was ionic contamination.
Conclusions	 ClectricaL measurement fou ►xl channelling present
on most of the pins.	 This indicates a surface charge.
Following a 10 minute 3500C bake the part functioned normally.
Test Method and Disclosure: Pin to pin electrical measurement
found channelling in the 100 nanoamp range on most pins. The
part was opened and examined with no apparent cause for tae
problem being determined. Tlk- unit was then baked at 350 C
for 10 minutes and the part returned to normal electrical
readings. The gain was about 1.2 on both sides and the offset
voltage was 9.6.
K.	 Conclusions and Reeommendr.t ions
This section will address the objectiveK established for this Ptudy
aril provide a summary of the results.
1.	 Design Strengths and Weaknesses
The	 CCD321A-2	 has	 two	 clocks required for	 opt-ration. One	 is
the	 sampling	 clock	 and	 the second	 is the	 01	 shift
	
register
transport	 clock.	 'this	 is fewer	 than some	 3	 and	 4 phase
systems.	 The	 clocks	 are	 in the	 13	 to 15	 volt	 rarge which
makes	 them	 more	 difficult	 to generate at	 the	 higher clock
frequencies.
The CCD321A-2 can he used as a single 910 bit delay ine or as
two separate 455 bit delay lines. With two separate registers
it is possible to produce a full-wave output signal if desired.
The transfer function on this device is in the conventional
manner with a lower input producing a lower output. This is
in contrast to the R5101.
The CCD321A-2 is manufactured utilizing the Buried Channel
Charge Coupl ' Device technology. This provides very good
transfer effi, , .ency and high bandwidth.
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This device does requir± several volt., 1L le"e15 to operate,
i ►u hiding, a 15 volt VDD
,
 n 5 to 8 volt V 2 , a 3 to 7 volt
VREF, and a 3 to 7 volt input level.
2. Failure Modes
The prominent failure mode on this part was dielectric
breakdown.	 This can be caused by electrostatic discharge
overstress, however, on these parts 	 it was due to an
inadequate thickness for the dielectric layer separating the
polyl and poly2 layers.	 The manufacturer is aware of this
problem aid it should be solved for future lots.
The other failure mode experienced was contamination of the
die surface which created an inversion layer. This was not at
an excessively high level and could be eliminated with cleaner
processing. One of the two devices which failed due to this
would have be en rejected if a 100% precap visual had been
specified for there parts.
3. Parametric Measurements
For use in a specific application the following electrical
parameters should be measured:
a. Input gate leakage - All input gates should be measured
for leakage to ground.	 Leakage between overlapping
polysilicon	 layers	 in	 the	 ii ►put,	 output
	
and	 shift
register circuitry should be measured. All good parts
tested were less than 0.1 microamps at 25 00. On a sample
basis, parts should he destructively tested to determine
if a weak dielectric layer exists. This can be performed
by taking all of the inputs on several devices to the
input protection diode breakdown.
b. Operating Point - This test verifies that the devices
will work over an adequate operating range. This can be
performed by monitoring the output waveform resulting
from a low frequency sine wave inlx ► t. The good devices
which successfully performed under high stress test
passed an initial test of 0.4 volts peak to peak
operating around a 3.7 volt d.c. input. (VR a 5.0 volts.)
C.	 Cain - This parameter should be measured in conjunction
with the operating point. It is recommended that a
minimum value of 0.7 be used with an input per para. b
above. This is about 5.4 standard deviations above the
mean values in Table V-20, thus indicating the
probability of rejecting a good part is very low, less
than .00001%.
'-)0
d.	 Bandwidth	 - The	 bandwidth	 on	 these	 devices	 has been
excellent,	 limited only by	 the	 clocking	 rate. This
should be measured or the parts	 should he measured at	 the
frequency	 at which	 t lie y are	 to	 work	 to	 verify the.
performance of	 each Iot.	 The	 manefactcarer's
specification of	 4.5	 Mllz can	 be	 utilized,	 however, from
this	 study	 a bandwidth	 equal to	 one	 half	 of	 the clock
frequency	 is practical.
e. Device Current - From Table V-20 it is recommended that
this value he specified at 9 mA at 25 0C under the test
	conditions specified therein.	 Thin value is about 4.1
standard deviations from the mean value of 5.69 mA, thus
indicating the probability of rejecting a Rood part is
less than .002X.
4.	 Burn-in Circuit
The burn-in circuit utilized for this study provides dynamic
operation of these circuits. The voltage levels utilized
provide adequate stress to properly determine the reliability
of the parts in a burn-in test.
S.	 Changes to Upgrade Reliability
The oxide thickness and qualit needs to be carefully
controlled and monitored during; the manufacturing process.
Since the dielectric layers which failed were in the input and
output circuits the use of these dielectric layers for a mask
during the n+ diffusion needs to be evaluated.
These	 circuits	 are	 very 
o 
emperatura	 sells itive	 and	 the
manufacturers 1'mits of -25 C to +55 C are reliable limits
when	 parts	 at 	 screened as	 recommended herein.	 These
limitations it c• inherent in the device themselves.	 However,
these parts are not damaged by operation up to 125 oc and
above. Additional characterization to determine performance
parameters and operating limitations at higher temperatures
will yield data which may be useful in specific applications.
6.	 Screening Recommendations
The electrical	 screening should he as discussed in the
parametric section. Environmental screening was performed per
MIL-STD-881, Method	 5004.	 The	 results	 of	 the	 life	 test
indicates	 that this	 was	 adequate	 to provide	 reliable devices.
The	 160	 hour burn-in	 wa s,	 performed at	 55 ^C.	 This is	 the
maximum
	 operating
	 temperature as	 specified in	 the
manufacturers' data	 sheet.	 The	 results of	 this	 study i nd i cate
that	 this	 can be	 raised	 to	 the	 125 C)C level	 specified	 in Method
1015.
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7.
8.
Application and Derating Cuidelines
The CCD321A-2 is an analog shift register intended for video
signal-delay applications.	 Some of these applications were
discussed in the introduction. 	 New applications are being
developed es the technology progresses.
There was no evidence that device derating is required. The
device as used with an emitter follower output will operate at
the levels specified in the data sheet.
Degradation	 of	 Charge	 Transfer	 Efficiency	 with	 High
Temperature Operation.
Transfer efficiency wa,
200 C life test group.
is an increase in the
fixed charge loss or a
oxide.	 This	 latter
injection as discussed
i seen to decrease slightly for the
This type of change can occur if there
silicon defect density, an increase in
change in the charge density within the
effect can be due to hot electron
in the data analysis section.
The electric field within the depletion region beneath the
gate electrodes will cause the electrons being transported to
gain kinetic energy. If these electrons have sufficient
energy to surmount the silicon-silicon dioxide barrier they
may be injected into the gate oxide. A fraction of these are
trapped which causes a shift in device characteristics. 	 This
phenomena has likely contributed to the shifts seen.
	
It is
important to note the acceleration factor related to high
temperature operation. Assuming an activation energy of 1.0
eV, 1 hour at 2000C is equal to 2 million hours at 25 0C. The
device shifts with 4000 hours at 200 0C are therefore very
small for the amount of stress.
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VI.	 Appendix
1. CCD321A Failure Analysis Report
2. R5101 Data Sheet
3. CCD321A Data Sheet
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FAILURE ANALYSIS "f`b'RT090116
REPORT BATE PAt,E1
l ot0. . otr	 314W.M.691 U4 Dec	 1919 I.'.
MA,%t fAL7'LNE" A%ALY^I.s FALILITI FAILLM LOtwTlon	 LOT %u	 SEHIAL NO. CODE DATE
Fairi.' • iId IMMC/F/A Lab I	 W!,	 I	 -	 Loted 1 7921
PART R(MHEH 1'fk.IECT, % JfICLE %J. A	 UATt I-A"	 AUL
CCD 3"21A DCCD ()/29/79 CCD
11, ► •	 report	 presents	 the	 History,	 Mae.	 (3) Conclusion,	 (1)	 Test	 EQutystnt Ltiltaed,	 (5)	 Test
Method	 and Disclosure
HISTORY
Three CCD r s were selected	 for	 failure analysis. 	 The history of cacti	 is given here:
S/N 2 passed initial electrical	 testing at room temperature.
	 The next test was
the same electricals at +55 C.	 S/N 2	 failed at	 this
	
time and electrical testing
found pins 6,7,	 9 and	 10 to be excessively leaky. 	 '[lie current	 measured	 llwk,
181,A,	 73µA, and	 1µA respectively.
S/N 43 passed the testing at which S/N 2	 failed, and also bandwidth testing at
+250C,	 -25 C and +55'0 C.	 It then passed	 leakage current	 testing at +25 C but
failed when the temperature was raised to +55 C. 	 Pin 7 measured 100 1LA and pin 9
measured	 21tA.
S/N 7 passed all initial electrical chaiacterization.	 It then went	 through an
environmental screen test	 including,
	 24	 ours of stabilization bake at 1500C,
10 temperature cycles 	 from -55 0C to +150 C, constant acceleration at
	 30,000 g
and fine and gross	 leak testing.	 Electrical testing at this time
	 found side A
to be nonfunctional and both pin 7 (side A) and pin 9 (side B)
	
to be leaky. Pin
7 measured 261LA and pin 9 measured 0.1µA.
In addition to these three devices, 	 2 parts were returned to Fairchild 	 for their
analysis.
CAUSE
The cause of the failures was a breakdown of the dielectric isolating the poly-
silicon layers from each other and/or the polysilicon from the silicon.
CONCLUSION
The test equipme t utilized to excerise these CCD r s had been used previously with
^^NI^,I^AI	 H TITIA 13TPIHUTIOh
D.	 Wilson	 jam, Senior Engineer
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CONCLUSION CXTi
50 other parts of the same type with no tailures occurring. The equipment was
also carefully checked following these failures to verify that no spiking or
ether electrical stress was being applied to the parts. Handling precautions
were observed due to the electrostatic sensitivity of these devices. It is not
believed that the parts received any abnormal electrical stress.
All of the failures analyzed were isolated to the cxttput muplifier section on
the CCD. The leakage currents seen oil 	 of the devices are shown in Table I.
Note: 1 volt *10 microamps. Pins 7 and 9 are the most ctuiwion leakage path. The
structure associated with these pins is shown in phutos 1 and 2. '11tere are two
polysilicon layers. Tlio top layer is connected to pin 7 or 9 and the bottom
polysilicon layer is connected to VUD (pin 16). The appearance of this area on
SIN 43 is shown in photos 3 and 4. The other area found to be shorted is shown
in photos 5 and 6. This is tale gate of the MUSFET identified as Q1 and Q9 in
Figure 2. The external connection to this point also sues to numerous other
polysilicon gates along the channel, however, only Lite gate in the output
section experienced a failure.
1
It appears that there is a weakness associated with the dielectric in the out-
put section of this CCD. '11tr polysilicon in this area is used as the mask for
the source and drain ditfusiens. It is not understood at this time how the
diffusion process can degrades the dielectric strength. Consultation with
Fairchild will continue until the cause of the failures call
	 better understood.
ZEST EQUIPMENT UT lLIZED
Tektronix 576 Curve 'Tracer	 EQ529108
Zeiss Stereomicroscope	 EQ526435
Zeiss Universal M Microscope 	 EQ527339
Cambridge S-180 SEM	 EQ534953
Micromanipulator Probing Station	 StN 795812
mw ME"WI) & DISCLOSURE
Pin-to-pin electrical characterization was performed on a good device and on
serial numbers 2,7, and 43. VGG, VSS, and VUD were measured to each of the other
pins.
The packages were than carefully opened by mechanically grinding Lite lid until
it was very chin and then peeling it hack to expose the die cavity. Visual
examination found two .anomalies however, these w.!re not associated with the
failures. SIN  had a silicon particle ^n the surface which was present during
the manufacturing process (photo, ,
 7). The aluminum metallization is seen to be
delineated over the top of the particle. SIN 7 had a metallization stripe
connected to pin 4 which had been mechanically scraped (photo 8). there was
adequate metal to provide electrical continuity, however, failure may have occurred
at this point with time.
{
'llie first device analvzed was serial number 43 since its failures wore the most
f	 severe. Pins 7 and 9 were shorted to VDD. The shorts were isolated by mechan-ically scribing open the metallization stripes as shown in photo 9. This isolated
the failures to one side of the overlapping polysilicon structure. By chemically
removing the oxide over this polysilicon structure the sites of the failures were
visible (photo 3 and 4). These type of appearances have been seen previously on
Fairchild devices but never fully explained. Copies of these photographs were
l	 sent to Fairchild for their comments.
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TES'r METHOD & DISMOSUKE CONT' D
S/N 7 had leakage associated with pins 7 and 9. With pin 7 positive and VDD
negative the leakage was 10 microamps at 11 volts. With pin 7 negative and
VDD positive the leakage was 10 microamps at 14 volts. Pin 9 measured 10
microamps at lb volts both polarities. These were once again isolated to the
overlapping polysilicon structure. The electrical characteristic of these
two leakage paths were documented with the sites isolated (photo 10 and 11).
Chemical stripping and careful examination on the SEM could not locate a fail-
ure site.
S/N 2 had leakage associated wi!h pins 6,7,9 and 10. The leakage on pin 9
was once again isolated to the overlapping polysilicon structure. The leak-
age on pin 7 disappeared before it could he isolated. 'llie leakage on pins
b and 10 was more difficult to isolate due to the large number of polysilicon
gates to which these pins connect. By stripping the metallization, a current
was forced through the polysilicon layer and the voltage drop along it was
measured. The location of the short was then isolated to a small portion of
the polysilicon. An ultrasonic cutter was then used to open the polysilicon
as shown in photo 12. This isolated the leakage path to the polysilicon gate
of transistor Q1. This area and that area on transist or Q9 were documented on
the SEM (photos 13 and 14). These areas were chemically stripped and the fail-
ures sites seen. 'Mey appeared to be small holes in the dielectric which were
dilated by current flow ( photos 15 and It)).
i
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TAB1E I POST SCREEN LEAKAGE M.AS1Tf1G:NTS
At I wee	 Volt	 c	 Olt	 c
S/N	 ['in	 cadi	 K	 S/N	 Pin	 Rcadt	 S/N
	 Pin	 Rcadi	 K
4 7 .009 1 128 I .u29 48 1	 10.8
9 .029 9 13.96 9 9.97
7	 1 P.61 1 129 11 j.506 49 4	 '.0002
9 .014 12 058 5
	 i. 059
9	 7 '.024 30 7	 10.9 9	 .064
9 1.038 9	 015
10	 7	 169 31 7	 .050
I1	 6	 540
7	 037
9
	 10 .7
.195 9
	
10.4 l
12 1,005
13	 7 74 9	 S.82
9 0
i
9 1,027 41	 b	 16.98
17	 7 840 7	 .003
_	 9 74
18	 9 —.3oOO 10 1	 ' 2
21	 17 10.9 44 7 10.8
22	 7 034 9 10.8
9 12.51 45 4 .980
23 7 10.2 5 .188
24 7 .142 1 7 U09
9 040 y
., 7 103 47 7 ho.8
7 3.49 9 .007
9 .094
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Photo 1 Overlapping polysilicon Structure with pin 9
and VDD ma rkcd : 50OX .
r*4
Photo 2 SEM micrograph, same arc.. - photo 1: 1300\.
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r	
I'hoto i SFM micY
	 iph, ORA polysillcon to polN-
-s i l i c on
	 ' I ' o r t:
	 1 1 ,1 ► t)i ► X ,
Photo 4 SEM micro
	 ' Ph, ORB pol ysillcon to poly-
silicon shat-t: 11,500X.
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1	 t.l ►
Photo 5 Q9 gate shown at arrow: 500X.
t
^ PC
i
- ".
1
Moto 6 SEM mi ,  tagraph r samu area as P hoto ') with
metallization stripped: 800X.
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k'I^utu	 ,t.:1 micrograph, 8111con part ► - !. on S/N 2:
koo0x.
Photo d SEm micrograph, scr.wu— a calli:ation on SIN 7:
2100X.
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'	 t
,
R
4
A
Yhuto 9 Mechanical isolation of 
failur,donRo`'e laPPing
polysilicon structure of ORA
,,pp. 1-10
Photo 10 Pin 7 to V It ^,	 volts/horizontal division:
L microamps vertical division.
Photo 11 Yin 9 to Vnn, same scale as photo 10 i
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vv..^.^,vv^,v^
Photo 12 I solatim, of Q 1 gate using ultra300X.
	 sonic cutter;
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l9ioto 13 SEM micrograph, tr:ui;;tstor Q 1
 Kati . 4500X.
Photo 14 SEM micrograph, transistor Qq gate: 4500X.
A pp. 1-13
Photo 15 SEM micrograph, transistor Q l with arrows
indicating failure sites: 10,000\.
Photo 16 Sem micrograph, transistor Q 9 with arrow
indicating failure site: 15,000\.
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' ► 	 85101 2000—SAMPLE ANALOG DELAY LINE1rlr(,J'
INTRODUCTION
he R5101 is a monolithic tour-phase Charge Coupled Device
:CD) which provides first-in•firstout storage for 2000
quential samples of an analog Input signal. It is intended
,r audio signal-delay applications and is self-contained with
T internal four phase clock generator-driver combination
-hick can be slaved for serial operation. The 86101 Is avail-
Ae in a 22 pin dip package with connections as shown in
ig. 1.
EY FEATURES
• 2000 samples of audio delay in a single DIP
TO On chip driver requiring only single phase 5V clock
• Charge-Coupled Device technology
• Wide dynamic range S/N • 70 dB
• Clock controlled variable delay
• Sample rates from 4 11 to 2 MHz
• Delays from 1 cosec to .5 sec
. On-chip output circuit provides full wave output
LNLHAL ULSCHIPTION
Ie Reticon R5101 is a self contained monolithic charge-
upied delay device which consists of a charge-transfer
annel controlled by a series of gates driven from an on-chip
jr-phase dr i ver. The four phase clocks drive four arrays of
luential gates which form potential wells in the channel
ieath them The signal is sampled at the rate of one-half
use Input clock frequency and these wells carry the
jrges (which represent samples of the Input signal) sequen-
lly through the device, advancing one stage for each two
Tut clock period- Figure 2 shows a simplified schematic
,gram of the device.
:hough thtre is only one delay line, two outputs are pro-
ed, labeled odd and even signal outputs. At the output
I of the device, the signal is divided into two paths, one
ssessing an extra one-half sample time of delay. The extra
ayed output is ldheled the even signal out and the other
ndl, taken from the 2000th stage, is labeled odd. This
1put arrangement as shown in Fig. 2 gives the user the
tlon of multiplexing the two outputs through a simple
fer circuit to obtain a single full-wave output.
lure 3 shows the timing relationship of the signal outputs
t' tive to the external clock input. Two of the internally
l	
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40 2. Equivalent Circuit for R5101 2000Somple Delay.
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Figure 1. 85101 20004anple Delay Pin Configuration
TYPICAL APPLICATIONS
• Reverberation effects in stero equipment
• Sound effects for musical instruments
• Data buffering
• Variable speech control — pitch correction
ge-eld(L•d four phase clut.ks die d'eu ;huwrl. SInCO 0;t Is com-
plement to 0 1 and 04 is complement to 02 , only 03 and 02
are shown.
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OUTPUT SIGNAL
	 •F POOR QUALITY
The output signals as seen in Fig. 3 are produced through e
gated charge amplifier during the alternate low-level portions
of 0 1 and 03 . The odd sampled signal is produced at the out-
put of the odd source follower when the odd reset FET is
opened by 03 going low, then when 03 rises it resets the gate
node of the odd source follmver Simultaneously with the
rise of 03, 0 1 falls and the even reset FET's gate Is pulled low
thereby producing a signal at the output of the even source
follower. On the next following half clock cycle this source
follower node Is reset and the cyclic pattern is repeated while
producing a sequence of negative going pulses with the
sampled signal super -positioned on the low half cycle as
shown in Fig. 3.
The reset level Is determined by the reset voltage applied to
the reset FET drains. These inputs are seen In Fig. 2.
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Figure 3. R6101 Relative Timing Diagram.
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OUTPUT ISOLATION GATE
In additon to the reset and source folluwer FET% there is a
control FET in the signal line of each of the gated charge
amplifiers. These gates are externally bused (VOG) to isolate
the reset node f­— the output of the CCD gates.
INPUT ISOLATION GATE
This gate Is used to Isolate the input from the CCD channel
and Is operated with a fixed bias (V IG ).
INPUT SIGNAL
The analog signal is introduced into the device by modulating
the quiescent Input bias condition with the analog input gate.
A signal charge proportional to th? analog signal voltage at
the gate, is accepted under the gate and Is sampled Into the
CCD potential well terminating with the rising edge of the
0? clock cycle, thus locking the analog data into the CCD on
the rising edge.
Another function served by the input gate is the adjustment
of the Input bias V I . Nominally this gate operates with at 4.5
volts do bias: however, f2volt adjustment should be provided
to allow for variations in the optimum bias for each device.
This arrangement is normally achieved by coupling capaci-
tively Into the Input and providing bias through a 100 Kn
Isolation resistor, using a potentiometer to ..,, the bias
potential over the desired range.
THE CLOCK AND DRIVER
The tour-phase clock Is generated by driving an internal J-K
flip-flop from an external apuare wave clock with noncritical
amplitude of from 5 volts to V D D. The output of the Internal
flip-flop is isolated from the clock Imes by means of buffer
drivers Timing for the flip flop Is controlled by each transition
of the input clock, so this latter must be a square wave, as
generated by the circuit of Fig. 9.
SYNCHRONOUS OPERATION
OF MULTIPLE DEVICES
In order to ensure synchronization between multiple devices,
either in a serial or parallel configuration, the internal flip flops
of the on chip clock drivers must be in phase. In order to
easily accomplish this, the (13 clock (see Fly 5) is brought as
an output to Pin 19 and this signal can be used to generate
the synchronization pulse. The requirement for the SYNC
pulse is that it be high during the time that 0 3 is low (Figure
3). A possible circuit to generate the SYNC pulse is shown in
Figure 4 in which the 03 output is used as an input to a dual
monostable. The first monostable generates a delay to assure
that the pulse will occur while 0 3 is low and the second one
generates the synchronization pulse. The minimum SYNC
input level is 5 volts, which can be generated from a CMOS
one shot or a TTL device with a pull up resistor. When not
used, the sync input should be grounded.
F igure 4.	 Typical circuit for cascading R5101 devices.
PARAMETER
FUNCTION SYMBOL UNITSMIN. TYPICAL MAX.
Clock Voltage VCP 5 VDD Volts Peak
S ync Pulse Volts" VSYN 5 10 VDD Volts Peak
Output Bus VOG 1 3 4 Volts do
Corner Bias VCB 1 3 4 Volts do
Input Isolation Bus VIG 3 Volts do
Analog Input Bus V1 3 6 Volts dc'
Signal VDD Voltage VOIDS 12 15 Van do
Driver VDD Voltage VDDD 12 15 Volts do
Signal VDD Current 'DDS 8 me
Onver VDDCurrent IDDO 8 me
Reset Dram Voltage Odd VRDO 9 Voltsdc
Reset Drain Voltage Even VRDE 9 Volts do
Reset Drain Current Odd IRDO 70 "amp
Rent Dram Current Ever- IRDE 70 "amp
Clock output 03 See Fig 5
;;rgnel Outputs V O1 and V02 See Fig 6
Clock Input Capacitance Cp 4 pF
Analog Input Capacitance V 1 4 — pF	 —
'.See rest undo Aps/icarions, for optimum Dias adjustment
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TIME
SYMBOL MIN. TY14CAL MAX. UNITS
tD 5o 100 150 nenoaec
IDS 100 nanowe
Iwmple 100 1	 nanowc
I RS 150 nanoeec
I FS 150 nanosec
Table for Twn4q Dlprerfs.
W''rs.
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FfSure 5. 03 Output at Maximum Permissible Loading
ELECTRICAL SPECIFICATIONS
1/0 specifications are listed in the Table on the preceding
page All input terminals (with the exception of VDD and
VftD are gate Inputs of an MOS device, therefore essentially
capacitive. Protection is provided on all inputs against damage
by static charge, however, the normal precautions applicable
to MOS devices should be followed.
V
M, a • W .1u• •Ie
	
0.1 —%a ♦ 111 Y049	 F	 „•RY «li ra • •w, u
040. wua 3a
Figure 6A Stoner Output
MU
	r
	
o^
s
• a • ur nu.wY. •a aaf «twit•	 a,as cuxrttMt wJ
^, ^•M ti r..a••o•
Figure 66. Output Impadenre
PERFOHMANCE GIfARACTE RISTICS
vAH Ali TERS LIMITS UNITS
MIN. TYPICAL	 MAX.
Sample frequency	 0.004 2 MHs
Dynamic Range See Fig. 7
Noise See Fig. 7
• 3dq Bandwidth % of freque„cy
(see Fig	 8)	 12.5 14 sample
Transfer Gun 0.6 Volts/Volt•
Distortion at IV p-p input 1 %
• The transfer pa,n was measured with rest circuit conditions
as shown in Fig 6A.
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Figure 7. Transfer Cha'acterietic.
APPLICATION
A eirCuit schematic is shown in Fig. 9 to provide the user
with a rapid evaluation of the device. This circuit provides
the clock and the biases for the device. It contains an output
adder amplifier, CA3127; filter amplifier, 4739; oscillator,
one halt of 4013, and a square wave clock generator, other
half of 4013 A circuit similar to the one in Fig. 9 is available
on a circuit card from lieticon. Its designation is FIC5.01.
The circuit is operated from a single power supply of 12 volts
at 60 ma. The mid frequency gain is approximately 0.5. The
cutoff frequency of the filter is approximately 20 KHz. As
seen in the schematic, there are three potentiometers: 1 1)
input signal bias control, (2) odd and even gdut, and (3)
frequency control.
The input signal bias control is used to obtain the specified
bias setting at the input; however, it may be used to optimize
the bras condition by inputting a sine wave of 2 volts p-p
signal at 2 KHz and adjusting the potentiometer to obtain an
output signal at Pin 8 or 12 with a minimum distortion.
The odd and even gain control is used to adjust the gain dif-
ferential between the two sides. This is performed by apply-
ing a sine wave of a 2 volts to the input and adjusting for
balanced gain through the signal swing of the combined
output.
^ L.ie:' 1r:. ti•rt .
Figure 8, Typical Frequency Response with Various
Sampling Frequencies.
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Figure g . Typical External Circuit for Control of 85101
App. 2-3
V
i'
SIGNAL MCOUtNCY Ixnrl
The frequency control adjusts the driving owillatot frequency
from .02 to 2 MHz. This oscillator drives the 4013 flip-flop
which generates the external square wave clock input. It Is to
be noted that since there are two flip-flop dividers, one
extemal and one internal, the sampling rate is 1/4 of the
oscillator frequency, or in the range of approximately 5 KHz
to 500 KHz. The range may be modified by changing the
value of the 50 pf frequency control capacitor at the oscillator.
In general, sampling should be at as high a rate as permitted
by the desired delay. More frequent samples give a finer.
grained representation of the analog signal, make filtering
easier, and permit a wider analog passband. This situation
holds true until sampling rate becomes so high that there is
insufficient time per sample to readjust charges internally,
meaning that sampling rates must be 1 MHz or higher before
significant limitations are observable.
Attempts to obtain very long delays face two limitations:
(1) The very low sample Idle means coarse-grained represen-
tation of the analog signal, and a restricted bandwidth.
A maximum bandwidth of less than ftample/2 obtains. W•
cause filters are not ideal; otherwise interference occurs from
the fulded components (fsample - f si gnal ) • (2) Storage time
is limited by Internal leakage current. Leakage is worse at
high oiierating temperatures, doubling every 7--10'C increase
in temperature. The leakage affects bias levels and introduces
noise, because of the additive nature of the leaked charge
FREQUENCY COMPENSATION CIRCUIT
The bandwidth of an ideal device would be limited by
sampling considerations. In put frequencies must be limited
to less than half the sample frequency and filtered outputs
will have a SIN X/X envelope In a real charge transfer de-
vice there is an additional factor which comes from the
charge transfer inefficiency; that is, sane signal charge is
left behind at each transfer and comes out as a trailing
signal. The exact amount of transfer inefficiency varies from
device to device. The block diagram for a circuit which com-
pensates for this and which tracks with changes in the sample
frequency is shown in Figure 10. The concept for this type
of sampled data filter circuit Is that It cancels the trailing
signal which comes out during sample periods later than the
one to which it belongs With a single loop In-1), the circuit
only cancels the trailing charge in the next sample period.
In the detailed circuit shown In Figure 12, n-2 and this allows
the 3db point of the R5101 to be set at .26 f sample. Figure
11 shows the output of an 85101 device uncompensated and
compensated in the circuit of Figure 12.
In the Figure 12 circuit each S/H of the block diagram is
realized with two sections, each section produces one-half
sample of delay. -A section consists of a 505000 switch, a
001 o storage capacitor (C5 ), and a CA 3127 buffer smpli-
fier. The feedback resistors (R Fn ) are potentiometers which
can be optimized for a particular device. The output front
the second section of the second sample hold is further
processed through a single additional sample and hold section
to produce an optimized rectangular boxcar output. This
circuit will produce slightly more noise than the circuit of
Figure 9 as the high frequency noise is peaked as well as
the signal.
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Figure 10. Block diagram for n bop sampled data filter
Figure 11. Comparison of the frequency response of Rb10I using
different output circuits
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Figure  12. Typical circuit for 85101 with sampled date filter output.
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GENERAL DESCRIPTION – The CCD321 A Is an electrically variable analog delay line
Intended to be used In analog signal processing systems that Include delay and tempof 	 CONNf C 11ON DIAGRAM
ary storage of analog Information The CCO321A consists of two 455-bit analog shift 	 16 PIN DIP
registers, each with Its own charge Injection port transport clock and output port allow 	 1 TOP Vlf WI
Ing the device to be ubed as two 455 or one 910-bit analog delay line
The CCD321A can he used in applications ranging from video frequencies all the way
down to audio frequencies A complete TV line of 83 S ws can be stored with a four times
color subcarrier sampling frequency of 14 318 MHz Applications In video systems in-
clude time base correction, comb filtering and signal-to-noise enhancing Audio
applications include variable delay of audio signals, reverberation effects In steloo	 VOA	 '	 16 3 Voo
equipment tone delay In organs and musical Instruments as well as voice scrambling	 VGU L z	 Is 3 Von
applications The CCD321A also finds applications in time base compression and 	 VIA L J	 14 3 v2expansion applications where analog data Can be fed at one rate to the device the
Clocks Can he temporarily Slopped and then data Clocked out at a different rate	 VIIA 4	 i v.s
The CCD321A Is an Improved pin-for-pin replacement for the CCD321 The CCD321 A 	 *SAL s	 11 3 van
comes III four different classes as follows 	 •I•	 s	 11	 01.11
rRA	 I
	 10	 ♦ INDEVICE	 APPLICAT ION
^1\	 ^	 •	 JNN
CCD321 A-1	 Bruadcast quality video delay line
CCD3: 1A-2
	
high quality video delay line
CCD321A-3
	 Time base compression and expansion delay Iwo-
rCD321A-4	 Audio delay line
a ELECT RICALLY VARIABLE ANALOG DEL AY LINE FOR AUDIO AND VIDE O APPI (CATIONS
a 1 H VIDEO DELAY LINE CAPABILITY WITH BROADCAST OUAL17Y PERFORMANCE
a EXCELLENT BANDWIDTH AT VIDEO AND AUDIO RATES DUE TO BURIED
CHANNELTECHNOLOGY
a WIDE RANGE OF DATA RATE FROM 10 MHz TO 20 MHz PER 455 SECTION
a HIGH SIGNAL `O NOISE RATION – VIDE D 58 db, AUDIO 65 db
PIN NAMES
IPIA 0 1B
	
Analog Shift 9eyrster
liansport Clocks
'f SA 0SB	 Input Sampling Clocks
O HA 014H Output Sample and
BLOCK DIAGRAM	 Huld Clocks
	
(.^	 0	 i. 	 0Q.)	 V2	 Analog Shift Register
	
•..	 •u	 •,	 r.. -oo
	
DC Transpl,rl PhaN
	
---	 —	 VIA V18
	
Analog Inputs
	 i-
Q r,.0	 , ..W	 VHA VRB
	
Analog Reference Inputs
.u.c i•or r	 N..•..• ti.«... .own.	 ► 	 ^''^'i
+	 Q.NO	 VOA VOB ! Analog Outputs
1	
VUD	 Output Drain
VGG	 Signal Ground
ww.w
ww. +.	 .N r • .^..w wl•wuu•	 .rr,.n,	 ra. C)	 VSS	 Substrate Ground
i
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FAIRCHILD CHARGE COUPLED DEVICE a CCD321A
FUNCTIONAL DESCRIPTION - The CCD321A consists of the following functional elements illustrated in the Block
Diagram
Two Charge Inleclion Ports - The analog information in voltage form is applied to two input porU at ViA l Or Vra). Upon the
activation of the analog sample clocks m%A iOr #s•, a Charge packet linearly dependent on the voltage difference between
Vu and V ptA or Vie and Vria is injected into analog shift register A or B
Two 456-811 Analog Shift Hoosiers -- Each register transports the charge packets from the charge injection port to its
corresponding output amplifier Both registers are operated in the 1 . 112 phase mode where one phase OrA or isla' is a
clock and the other phase V1 , is an intermediate de potential Phases miA and mia are completely independent V1 is a do
voltage common to both registers
Two Output Amplifiers Charge packets from each analog shift register are delivered to their corresponding output •m
plif,er as shown ci the circuit diagram Each output amplifier consrts of three source follower stages with constant current
source bias A samille and hold transistor is located between the second and thud stage of the amplifier When the gate of
the sample and hold tt ± r:sislor is clocked IOgA or ORB) a continuous output waveform is obtained as shown in the timing
diagrams The sample and hold transistor can be defeated by connecting ORA and, or ORB to VDD In this use the outliut
is a pulse modulated waveform as shown in the liming diagram
MODES OF OPERATION The CCD321A can be operated in four different modes
466 . 811 Analog Delay - Either 455-bit analog shill register can be operated independently as a 455-bit delay line The
driving wovelorms to operate shift register A is shown in Fig. 10 The input voltage signal is applied directly to VIA The input
sampling clock mSA samples this input voltage and injects a proportional amount of charge packet into the first bit of
register A The input voltage Ai which is sampled between t , 0 and 1 a 4 appears at the output terminal VOA Ott 9104 If
the sample and hold circuit is not used then the output appears as a pulse amplitude modulated waveform as shown in the
diagram In that case mRA (pin?)  should be connected to VDD ( pin 16) If the samp l e and hold circuit is used than the output
appears as a continuous waveform Here mRA ( pin 7) should be clocked coincident with mSA(pin 5) and the two pins can be
connected together
Analog shift register B can be operated in an analogous manner with Visas the analog input, oig as the transport clock, mse
as the input sampling clock and Own as the output sample and hold clock
910. 011 Analog Delay In Series Mode - The two analog shift registers A and B can be connected rn series to provide 910
bits of analog delay as shown in the schematic below. The analog signal input voltage is applied to VIA The output of
register A is connected to the Input of register B with a simple emitter follower buffer stage In order to insure proper charge
injection of register B. VRO should be adjusted The timing diagram shown in Fig 10 applies in this mode of operation Here
m1A - # 18. mSA - #Se. mRA - VDD. and ORO is clocked.
910-e11 Analog Delay In Multiple, Mode - The two analog shift registers can be connected in parallel to provide 910-bit of
analog delay as shown in the schematic below The analog signal input voltage is applied to both VIA and VIe The outputs at
VOA and Vpe should be combined in order to recover the analog input information
The necessary waveforms to operate the device in this mode is shown in Fig 11 In this case mSA samples the analog input
Al at VIA between t 0 and t 4 mSA samples the analog input B. at Vie, between t tc and l 21c The output corresponding
to Al appears at VOA et t = 9li% The output corresponding to B1 appears at Vue oil 91 ite. This mode of operation results
In an effective sampling rate of twice the rate of OIA 010, mSA and mse
Vol,
Ap i' . i-2
FAIRCHILD CHARGE COUPLED DEVICE a CCD321A
Stop/Start Mode Operation	 The charge packets to the two analog shift registers can be held stationary by stopping m..
and 0ia in their LOW slate 05A. 089. SRA, and curs can also be stopped to the LOW state or kept clocking as usual The two
-that registers should not be connected In series to the stop-start mode of operation.
The CCD321 A comes in four different cla%see depending on the particular application The CCD321A-1 is basically a high
quality b(cladeast t H delay line for video systems with 1% differential gain and 1' differential phase The CCD321A-21s a
high quality video delay line with 3% differential gain and 3' differential phase The CCD321 A-3 is tested in the S f ART/
STOP mode of operation and parameters guaranteed in this mode The CCD321 A 4 is tested at audio speed% anJ and-o
type parameters are specified and guaranteed The do and clock characteristics of the four classes are the same The ac
characteristics vary as shown below
Caution: The device has limited built in gate protection Charge build up should be minimized Care should be taken to
avoid shorting Pori VOA and VO6 to ground during operation of the device
DC CHARACTERISTICS T A - 55'C.Not* 16
ANGE
SYMBOLO CHARACTERISTIC UNITS CONDITIONS
MIN TYP MAX
VUU Output Dram Voltage 145 ISO 155 V
V 
2
Analoig Shift Rrgislrr DC Transport 60 V Note 1Phase Voltage
VRA VRB Analog Refeterx a Inputs Voltage 3-7 V Note 2
VGG Signal Giounil 00
Substrate Ground 00VSS Note 
MIN AC Input Resistmwe 10 Mn Resistance from Inns 3 4	 12 or 13 hr
VSS VIA	 VIS - 3 V
CON AC Input Capacitance 10 PI Capacitance from Pins 3, 4,12 or 13 to
VSS V IA	 VIB	 3 V
ROUT AC Output Resistance 250 A VDE)	 15 V
CLOCK CHARACTERISTICS: T A - 65' C. Note 16
MANGE
SYMBOL CHARACTERISTICS --- UNITS CONDITIONS
MIN	 T VP	 MAX
VOIAL, Varp Note 4Analog Shift Rigister Transport Clocks LOW 0 05 08 V
VOIA►o, V# 111#4 Analog Shift Register Transport Clocks HIGH 120 130 150 V Note 4
VOSAi . V`sk Input Sampling Clocks LOW 0 05 08 V Note 5
VOsAH. V#%@M Input Sampling Clocks HIGH 120 130 150 V Note 5
V40416U . Vone. Output Sample and Hold r r icks LOW 0 05 08 V Note 6
VORAr. VmRRii Output Sample and Hold Clocks HIGH 120 130 ISO V Note 6
Vu, Via Input DC Level 3-7 V Note 2
VOA. VOS Output DC Level 6-11 V VOO = 15 V
to ' A,fm,s Analog Shift Register Transport Clock frequency 002 20 MHz See Note 17
I OSA, I#Sa Input Samplini Clocks Frequency 002 20 MHz See Note 17
Id"A fORS Outviir Sample and Hold Clocks Frequency 002 20 MHz See Note 17
ODM Output DC Mismatch Between A & B Registers 1 V
OAM +Output AC Mismatch Between A 6 B Registers .20 %
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FAIRCHILD CHARGE COUW.ED DEV A CF a CCn321 A
ABSOLUTE MAXIMUM RATINGS
Storage Temperature	 260C to 100°C
Operating Temperature
	 26°C to 66"C
All Pins with Respect to V SS	 0 3 V to 20 V
000321A-1 AC CHARACTERISTICS: TA - 5%*C Both register* in IM multiplexed mode Clock Rate
	 7 1e MHz Samphnt;
Rate - 14 32 MHz Voul - 700 mV	 See Test Load Configuration Figure 9^
SYMBOL
BW
CHARACTERISTIC
RANGE
UNITS
MHz
CONDITIONS
Note 7
MIN
so
TYP MAX
Signal Bandwidth 3 dB Down 
IG Insertion Gain 0 30 60 dB Note 9
1a Differential Gain 10 % Note 9
.10 Differential Phase 10 degrees Note 9
S/N Signal-lo-Noise Ratio dB Note 10
Vi i .e.i Maximum Input Signal Voltage 10 VeA-yA
CCD321A-2 AC CHARACTERISTICS: TA - Sb • C Both registers In the multiplexed mode Clock Rate - 7 16 MHz, Samplu^lj
Rate	 14 32 MHz Vout - 700 mV 	 See Test Load Configuration. Figure 9
SYMBOL CHARACTERISTIC
RANGE
UNITS CONDITIONS
MIN TYP MAX
8W Signal Bandwidth 3 dB Down 42 50 MHz Note 7
IG Insertion Gain 0 30 so dB Note 9
.J G Differential Gain 30 % Note 9
.10 Differential Phase 30 degrees Note 9
S/N Signal-to-Noise Ratio S9 dB Note 10
Vi,ma. i Maximum Input Signal Voltage 10 Vpx M
CCD321A-3 AC CHARACTERISTICS: TA - WC Both registers in the multiplied mode. Clock Rate - 7 16 MHz, Sampung
Rate	 14 32 MHz Clock% are stopped for 300 js Vout a 700 mV after 4 2 MHz low pass filter	 See Test Load Configuration, Figure a
SYMBOL CHARACTERISTIC
RANGE
UNITS CONDITIONS
MIN TYP MAX
BIN Signa l Bandwidth 3 dB Down 42 50 MHz Note 7 ! -
IG Inserti on Gain 0 30 60 dB. Note 0
.10 Differential Oslo. 3.0 % Note 9
.1 A Differential chase 30 degrees Note 9
S/N Signal-to-Noise Ratio SS dB Note 10
SN Spacial Noise 100 200 mV No 
	
11, 12
V i ,.,A.,	 Maximum Input Signal Voltage
	
1 0
	 Vpi, pi,
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FAIRCHILD CHARGE COUPLED DEVICE to CCD321A
CCD221A-4ACCHAR ACT ERISTI CS: I& -da• C F0000achrogisfor Data Rate e $OKHI Soe Tool Load Configuration Figure$
Voul - 1 V
RANGE
SYMBOL	 CHARACTERISTIC	 -	 UNITS CONDITIONS
	
MIN
	
Tr► MAX
9W	 Signal Bandwidth 3 ,18 Down 	 23	 25	 KHl	 Note 7
IG	 Intlertoon Gain	 0	 30	 60	 dB	 Note $
TND
	
Total Harmr•nrc Distortion
	 05	 1	 •	 Note 13
S/N	 Signal-to Norse Ratio	 60	 !!	 dB	 Note 14
Vt onset )	Maximum Input Signal Vol tage	 to	 VFA M
RSO	 Rate of Average Signal Offset	 IS	 mv/ms
	
Note 16
NOTES
1 V1 revel should be 1I2 of tit♦ e.a or wiri MON level Adlustnlatl on IM ram of 11 V inter be necossarV to mauim/e signal bandwidth
2 stgnai charge infection to piopontorsai to IM different• Vi and Va Adjustment of either V^ or Vk -1 necessary to @saut* proper operation
t Negative transient$ tWow ground of lest rqw end fell times of the c locks may csuM charge injection loom substrate to the an."tegrslers A negehve o•a1
v%s of -i 0 to 0 0 Vdc will efinanafe tr,e injection pnenomens.rt
4 CItA Goa 30 pit Capacitance with r espect to Vs,,,
S C#SA Cdise 10 pF C41W-otence *.In respect to Vita
a (soak (4fta	 10 fill Capacitance *-in respell IO V%%
/ Signa l Bandwidth to typttally 1 3 l0 1 2 of the sar"Pisng 1810 Sea Fig 1
0 Insertion Gain 1U lug Vcwt Vivo
9 Differential Gain and Differential Phase are messt.ted with Tealronis NTSC Signe t Generator 114)AI and Vector Scope I SMA 1 See Figure 2
n Video S N .s defined as the (also the Pest to peak output signal to RMS random I tarropotal l no.s/ The 	 to peak signal is IM maumunt outpul irvr-
that salisries the %G and A* specs Sae Fig 3
1 f in she start sloop mode of upetation it to recommendw that the rise and fall times of dtA and he ekceW 20 na to eliminate charge injection
12 Spat.tal Noise -a 	 peak to peak special variation Hiked panari notes ; in the device oi,lput after clucks nave been stopped It is usually caused hr roue
venation of leakage current s%ensitV in tM shirt registers Special notes is a function of the clock HOP period and temperature See Figure 1
13 input Signal 1KHt sine wave Sao 	 0
u Audio S IN is defined es me 1 8140 O f kM% nut$* at 7! K ►•1 bandwidth both are measured with an NP34WA RMS Voftmefe r See Figure S
IS Rate of Average Signal Offset to caused loop leakage tulrent in Ina registers 11 to a function of temperature See I igufe F
10 Devices afe tested using the values Mown in the typos) column•
11 Dev.tes (an be ope r ated beyond 20 W41 w-lnnot Aa t,at)f vil e m­ ," tt m , 4eti r ear tan M iowe( N u n , 10 Kest shown in Figure a
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ORDERING INFORMATION
To order the CCD321 A specify the "device type' as shown below
CLASS, APPLICATION DEVICE TYPE
CCD321 A 1. Broadcast quality video CCD321 A I
CCD321A-2. High quality video CCD321A2
CCD321A-3. Time base compression and expansion CCD321A3
CCD321 A-4, Audio delay line CCD321 A4
Also available from Fairchild are two fully assembled modules that contain all the necessary circuitry to operate
CCD321 A These modules are designed to help the system designer become familiar with the operation of the dev,
and for use in OEM systems
The CCD321VM is a video module using a CCD321A-3 The module includes the necessary electronics to perform time
base compression and expansion. and variable video signal delay. The module requires a single power supply for
operation
The CCD321AM is a module using three CCD321 A-4 which are connected in series to provide delay times of up to 100 ma
for audio frequency signals A filtered output tap is provided at each 455 bit delay increment for flexibility. The module
requires a single supply for operation.
Schematics and component layouts are included in the shipping packages for the CCD321VA4 arid CCD321AM For
further information or. the CCD321 Vfv1 or CCD321AM please contact your nearest Fairchild sales office or distributor
or call 415-962-3941
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1	 r	 ••'^-`'	 All dimensions to Inches (bind) and mdhmetels (parenth/sl•c)
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